




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 192000                                                                                                                                                              |
| Total RAM Bits                 | 13619200                                                                                                                                                            |
| Number of I/O                  | 364                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 0.97V ~ 1.08V                                                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                  |
| Package / Case                 | 784-BBGA, FCBGA                                                                                                                                                     |
| Supplier Device Package        | 784-FCBGA (29x29)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf200t-1fcg784i">https://www.e-xfl.com/product-detail/microchip-technology/mpf200t-1fcg784i</a> |

|        |                                                           |    |
|--------|-----------------------------------------------------------|----|
| 7.3.2  | SRAM Blocks .....                                         | 41 |
| 7.4    | Transceiver Switching Characteristics .....               | 42 |
| 7.4.1  | Transceiver Performance .....                             | 42 |
| 7.4.2  | Transceiver Reference Clock Performance .....             | 42 |
| 7.4.3  | Transceiver Reference Clock I/O Standards .....           | 43 |
| 7.4.4  | Transceiver Interface Performance .....                   | 44 |
| 7.4.5  | Transmitter Performance .....                             | 44 |
| 7.4.6  | Receiver Performance .....                                | 47 |
| 7.5    | Transceiver Protocol Characteristics .....                | 48 |
| 7.5.1  | PCI Express .....                                         | 48 |
| 7.5.2  | Interlaken .....                                          | 49 |
| 7.5.3  | 10GbE (10GBASE-R, and 10GBASE-KR) .....                   | 49 |
| 7.5.4  | 1GbE (1000BASE-T) .....                                   | 50 |
| 7.5.5  | SGMII and QSGMII .....                                    | 50 |
| 7.5.6  | SDI .....                                                 | 50 |
| 7.5.7  | CPRI .....                                                | 51 |
| 7.5.8  | JESD204B .....                                            | 51 |
| 7.6    | Non-Volatile Characteristics .....                        | 51 |
| 7.6.1  | FPGA Programming Cycle and Retention .....                | 52 |
| 7.6.2  | FPGA Programming Time .....                               | 52 |
| 7.6.3  | FPGA Bitstream Sizes .....                                | 53 |
| 7.6.4  | Digest Cycles .....                                       | 53 |
| 7.6.5  | Digest Time .....                                         | 54 |
| 7.6.6  | Zeroization Time .....                                    | 55 |
| 7.6.7  | Verify Time .....                                         | 57 |
| 7.6.8  | Authentication Time .....                                 | 58 |
| 7.6.9  | Secure NVM Performance .....                              | 58 |
| 7.6.10 | Secure NVM Programming Cycles .....                       | 59 |
| 7.7    | System Services .....                                     | 59 |
| 7.7.1  | System Services Throughput Characteristics .....          | 59 |
| 7.8    | Fabric Macros .....                                       | 60 |
| 7.8.1  | UJTAG Switching Characteristics .....                     | 60 |
| 7.8.2  | UJTAG_SEC Switching Characteristics .....                 | 61 |
| 7.8.3  | USPI Switching Characteristics .....                      | 62 |
| 7.8.4  | Tamper Detectors .....                                    | 62 |
| 7.8.5  | System Controller Suspend Switching Characteristics ..... | 64 |
| 7.8.6  | Dynamic Reconfiguration Interface .....                   | 64 |
| 7.9    | Power-Up to Functional Timing .....                       | 64 |
| 7.9.1  | Power-On (Cold) Reset Initialization Sequence .....       | 64 |
| 7.9.2  | Warm Reset Initialization Sequence .....                  | 65 |
| 7.9.3  | Power-On Reset Voltages .....                             | 66 |

| Parameter                                                                                                        | Symbol                         | Min    | Typ     | Max                      | Unit |
|------------------------------------------------------------------------------------------------------------------|--------------------------------|--------|---------|--------------------------|------|
| Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup> | V <sub>DDA</sub>               | 1.02   | 1.05    | 1.08                     | V    |
| Programming and HSIO receiver supply                                                                             | V <sub>DD18</sub>              | 1.71   | 1.80    | 1.89                     | V    |
| FPGA core and FPGA PLL high-voltage supply                                                                       | V <sub>DD25</sub>              | 2.425  | 2.50    | 2.575                    | V    |
| Transceiver PLL high-voltage supply                                                                              | V <sub>DDA25</sub>             | 2.425  | 2.50    | 2.575                    | V    |
| Transceiver reference clock supply –3.3 V nominal                                                                | V <sub>DD_XCVR_CLK</sub>       | 3.135  | 3.3     | 3.465                    | V    |
| Transceiver reference clock supply –2.5 V nominal                                                                | V <sub>DD_XCVR_CLK</sub>       | 2.375  | 2.5     | 2.625                    | V    |
| Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>                                            | XCVR <sub>VREF</sub>           | Ground |         | V <sub>DD_XCVR_CLK</sub> | V    |
| HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>                        | V <sub>DDI<sub>x</sub></sub>   | 1.14   | Various | 1.89                     | V    |
| GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>                | V <sub>DDI<sub>x</sub></sub>   | 1.14   | Various | 3.465                    | V    |
| Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V         | V <sub>DDI3</sub>              | 1.71   | Various | 3.465                    | V    |
| GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 3.3 V nominal <sup>2,4</sup>            | V <sub>DDAUX<sub>x</sub></sub> | 3.135  | 3.3     | 3.465                    | V    |
| GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 2.5 V nominal or lower <sup>2,4</sup>   | V <sub>DDAUX<sub>x</sub></sub> | 2.375  | 2.5     | 2.625                    | V    |
| Extended commercial temperature range                                                                            | T <sub>J</sub>                 | 0      |         | 100                      | °C   |
| Industrial temperature range                                                                                     | T <sub>J</sub>                 | –40    |         | 100                      | °C   |
| Extended commercial programming temperature range                                                                | T <sub>PRG</sub>               | 0      |         | 100                      | °C   |
| Industrial programming temperature range                                                                         | T <sub>PRG</sub>               | –40    |         | 100                      | °C   |

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDI<sub>x</sub></sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAUX<sub>x</sub></sub> must be connected to the V<sub>DDI<sub>x</sub></sub> supply for that bank. If V<sub>DDI<sub>x</sub></sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAUX<sub>x</sub></sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as VDDI<sub>x</sub> and VDDAUX<sub>x</sub>.

| I/O Standard            | Bank Type | VICM_RANGE Libero Setting | V <sub>ICM1,3</sub> Min (V) | V <sub>ICM1,3</sub> Typ (V) | V <sub>ICM1,3</sub> Max (V) | V <sub>ID</sub> <sup>2</sup> Min (V) | V <sub>ID</sub> Typ (V) | V <sub>ID</sub> Max (V) |
|-------------------------|-----------|---------------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------------------|-------------------------|-------------------------|
| LVDS18                  | HSIO      | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Mid (default)             | 0.6                         | 1.25                        | 1.65                        | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS33                 | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS18                 | HSIO      | Mid (default)             | 0.6                         | 1.25                        | 1.65                        | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS25                 | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.35                    | 0.6                     |
| RSDS33                  | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| RSDS25                  | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| RSDS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                         | 1.25                        | 1.65                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| MINILVDS33              | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.3                     | 0.6                     |
| MINILVDS25              | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.3                     | 0.6                     |
| MINILVDS18 <sup>5</sup> | HSIO      | Mid (default)             | 0.6                         | 1.25                        | 1.65                        | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.3                     | 0.6                     |
| SUBLVDS33               | GPIO      | Mid (default)             | 0.6                         | 0.9                         | 2.35                        | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.15                    | 0.3                     |
| SUBLVDS25               | GPIO      | Mid (default)             | 0.6                         | 0.9                         | 2.35                        | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.15                    | 0.3                     |
| SUBLVDS18 <sup>5</sup>  | HSIO      | Mid (default)             | 0.6                         | 0.9                         | 1.65                        | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.15                    | 0.3                     |
| PPDS33                  | GPIO      | Mid (default)             | 0.6                         | 0.8                         | 2.35                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| PPDS25                  | GPIO      | Mid (default)             | 0.6                         | 0.8                         | 2.35                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| PPDS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                         | 0.8                         | 1.65                        | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.6                     |
| SLVS33 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.2                         | 0.8                         | 0.1                                  | 0.2                     | 0.3                     |
| SLVS25 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.2                         | 0.8                         | 0.1                                  | 0.2                     | 0.3                     |
| SLVS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                         | 1.00                        | 1.65                        | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                        | 0.4                         | 0.8                         | 0.1                                  | 0.2                     | 0.3                     |
| HCSL33 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                         | 1.25                        | 2.35                        | 0.1                                  | 0.55                    | 1.1                     |
|                         |           | Low                       | 0.05                        | 0.35                        | 0.8                         | 0.1                                  | 0.55                    | 1.1                     |

| I/O Standard           | Bank Type | V <sub>OCM</sub> <sup>1</sup> Min (V) | V <sub>OCM</sub> Typ (V) | V <sub>OCM</sub> Max (V) | V <sub>OD</sub> <sup>2</sup> Min (V) | V <sub>OD</sub> <sup>2</sup> Typ (V) | V <sub>OD</sub> <sup>2</sup> Max (V) |
|------------------------|-----------|---------------------------------------|--------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| MLVDSSE25 <sup>3</sup> | GPIO      |                                       | 1.25                     |                          | 0.396                                | 0.442                                | 0.453                                |
| LVPECL33 <sup>3</sup>  | GPIO      |                                       | 1.65                     |                          | 0.664                                | 0.722                                | 0.755                                |
| MIPIE25 <sup>3</sup>   | GPIO      |                                       | 0.25                     |                          | 0.1                                  | 0.22                                 | 0.3                                  |

1. V<sub>OCM</sub> is the output common mode voltage.
2. V<sub>OD</sub> is the output differential voltage.
3. Emulated output only.

### 6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

**Table 16 • Complementary Differential DC Input Levels**

| I/O Standard | V <sub>DDI</sub> Min (V) | V <sub>DDI</sub> Typ (V) | V <sub>DDI</sub> Max (V) | V <sub>ICM</sub> <sup>1,3</sup> Min (V) | V <sub>ICM</sub> <sup>1,3</sup> Typ (V) | V <sub>ICM</sub> <sup>1,3</sup> Max (V) | V <sub>ID</sub> <sup>2</sup> Min (V) | V <sub>ID</sub> Max (V) |
|--------------|--------------------------|--------------------------|--------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|--------------------------------------|-------------------------|
| SSTL25I      | 2.375                    | 2.5                      | 2.625                    | 1.164                                   | 1.250                                   | 1.339                                   | 0.1                                  |                         |
| SSTL25II     | 2.375                    | 2.5                      | 2.625                    | 1.164                                   | 1.250                                   | 1.339                                   | 0.1                                  |                         |
| SSTL18I      | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| SSTL18II     | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| SSTL15I      | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| SSTL15II     | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| SSTL135I     | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| SSTL135II    | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL15I      | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| HSTL15II     | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| HSTL135I     | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL135II    | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL12I      | 1.14                     | 1.2                      | 1.26                     | 0.559                                   | 0.600                                   | 0.643                                   | 0.1                                  |                         |
| HSUL18I      | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| HSUL18II     | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| HSUL12I      | 1.14                     | 1.2                      | 1.26                     | 0.559                                   | 0.600                                   | 0.643                                   | 0.1                                  |                         |
| POD12I       | 1.14                     | 1.2                      | 1.26                     | 0.787                                   | 0.840                                   | 0.895                                   | 0.1                                  |                         |
| POD12II      | 1.14                     | 1.2                      | 1.26                     | 0.787                                   | 0.840                                   | 0.895                                   | 0.1                                  |                         |

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>ICM</sub> rules are as follows:
  - a. V<sub>ICM</sub> must be less than V<sub>DDI</sub> - 0.4V;
  - b. V<sub>ICM</sub> + V<sub>ID</sub>/2 must be < V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>ICM</sub> - V<sub>ID</sub>/2 must be > V<sub>SS</sub> - 0.3 V.

Table 17 • Complementary Differential DC Output Levels

| I/O Standard           | V <sub>DDI</sub> Min (V) | V <sub>DDI</sub> Typ (V) | V <sub>DDI</sub> Max (V) | V <sub>OL</sub> Min (V) | V <sub>OL</sub> Max (V) | V <sub>OH</sub> <sup>1,3</sup> Min (V) | I <sub>OL</sub> <sup>2</sup> Min (mA) | I <sub>OH</sub> <sup>2</sup> Min (mA)    |
|------------------------|--------------------------|--------------------------|--------------------------|-------------------------|-------------------------|----------------------------------------|---------------------------------------|------------------------------------------|
| SSTL25I                | 2.375                    | 2.5                      | 2.625                    |                         | V <sub>TT</sub> – 0.608 | V <sub>TT</sub> + 0.608                | 8.1                                   | 8.1                                      |
| SSTL25II               | 2.375                    | 2.5                      | 2.625                    |                         | V <sub>TT</sub> – 0.810 | V <sub>TT</sub> + 0.810                | 16.2                                  | 16.2                                     |
| SSTL18I                | 1.71                     | 1.8                      | 1.89                     |                         | V <sub>TT</sub> – 0.603 | V <sub>TT</sub> + 0.603                | 6.7                                   | 6.7                                      |
| SSTL18II               | 1.71                     | 1.8                      | 1.89                     |                         | V <sub>TT</sub> – 0.603 | V <sub>TT</sub> + 0.603                | 13.4                                  | 13.4                                     |
| SSTL15I <sup>4</sup>   | 1.425                    | 1.5                      | 1.575                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /40                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/40 |
| SSTL15II <sup>4</sup>  | 1.425                    | 1.5                      | 1.575                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /34                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/34 |
| SSTL135I <sup>4</sup>  | 1.283                    | 1.35                     | 1.418                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /40                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/40 |
| SSTL135II <sup>4</sup> | 1.283                    | 1.35                     | 1.418                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /34                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/34 |
| HSTL15I                | 1.425                    | 1.5                      | 1.575                    |                         | 0.4                     | V <sub>DDI</sub> – 0.4                 | 8                                     | 8                                        |
| HSTL15II               | 1.425                    | 1.5                      | 1.575                    |                         | 0.4                     | V <sub>DDI</sub> – 0.4                 | 16                                    | 16                                       |
| HSTL135I <sup>4</sup>  | 1.283                    | 1.35                     | 1.418                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /50                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/50 |
| HSTL135II <sup>4</sup> | 1.283                    | 1.35                     | 1.418                    |                         | 0.2 × V <sub>DDI</sub>  | 0.8 × V <sub>DDI</sub>                 | V <sub>OL</sub> /25                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/25 |
| HSTL12I <sup>4</sup>   | 1.14                     | 1.2                      | 1.26                     |                         | 0.1 × V <sub>DDI</sub>  | 0.9 × V <sub>DDI</sub>                 | V <sub>OL</sub> /50                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/50 |
| HSUL18I <sup>4</sup>   | 1.71                     | 1.8                      | 1.89                     |                         | 0.1 × V <sub>DDI</sub>  | 0.9 × V <sub>DDI</sub>                 | V <sub>OL</sub> /55                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/55 |
| HSUL18II <sup>4</sup>  | 1.71                     | 1.8                      | 1.89                     |                         | 0.1 × V <sub>DDI</sub>  | 0.9 × V <sub>DDI</sub>                 | V <sub>OL</sub> /25                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/25 |
| HSUL12I <sup>4</sup>   | 1.14                     | 1.2                      | 1.26                     |                         | 0.1 × V <sub>DDI</sub>  | 0.9 × V <sub>DDI</sub>                 | V <sub>OL</sub> /40                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/40 |
| POD12I <sup>3,4</sup>  | 1.14                     | 1.2                      | 1.26                     |                         | 0.5 × V <sub>DDI</sub>  |                                        | V <sub>OL</sub> /48                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/48 |
| POD12II <sup>3,4</sup> | 1.14                     | 1.2                      | 1.26                     |                         | 0.5 × V <sub>DDI</sub>  |                                        | V <sub>OL</sub> /34                   | (V <sub>DDI</sub> – V <sub>OH</sub> )/34 |

1. V<sub>OH</sub> is the single-ended high-output voltage.
2. The total DC sink/source current of all IOs within a lane is limited as follows:
  - a. HSIO lane: 120 mA per 12 IO buffers.
  - b. GPIO lane: 160 mA per 12 IO buffers
3. V<sub>OH\_MAX</sub> based on external pull-up termination (pseudo-open drain).
4. I<sub>OL</sub>/I<sub>OH</sub> units for impedance standards in amps (not mA).

### 6.3.4 HSIO On-Die Termination

The following tables lists the on-die termination calibration accuracy specifications for HSIO bank.

Table 18 • Single-Ended Thevenin Termination (Internal Parallel Thevenin Termination)

| Min (%) | Typ | Max (%) | Unit | Condition                                   |
|---------|-----|---------|------|---------------------------------------------|
| –40     | 50  | 20      | Ω    | V <sub>DDI</sub> = 1.8 V/1.5 V/1.35 V/1.2 V |
| –40     | 75  | 20      | Ω    | V <sub>DDI</sub> = 1.8 V                    |
| –40     | 150 | 20      | Ω    | V <sub>DDI</sub> = 1.8 V                    |
| –20     | 20  | 20      | Ω    | V <sub>DDI</sub> = 1.5 V/1.35 V             |
| –20     | 30  | 20      | Ω    | V <sub>DDI</sub> = 1.5 V/1.35 V             |
| –20     | 40  | 20      | Ω    | V <sub>DDI</sub> = 1.5 V/1.35 V             |
| –20     | 60  | 20      | Ω    | V <sub>DDI</sub> = 1.5 V/1.35 V             |
| –20     | 120 | 20      | Ω    | V <sub>DDI</sub> = 1.5 V/1.35 V             |

| Parameter                                  | Description                      | Min (%) | Typ | Max (%) | Unit     | Condition                                                       |
|--------------------------------------------|----------------------------------|---------|-----|---------|----------|-----------------------------------------------------------------|
| Single-ended termination to $V_{SS}^{4,5}$ | Internal                         | -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |
|                                            | parallel termination to $V_{SS}$ | -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ .
3. For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.
4. Measured at 50% of  $V_{DDI}$ .
5. Supported terminations vary with the IO type regardless of  $V_{DDI}$  nominal voltage. Refer to Libero for available combinations.

## 7 AC Switching Characteristics

This section contains the AC switching characteristics of the PolarFire FPGA device.

### 7.1 I/O Standards Specifications

This section describes I/O delay measurement methodology, buffer speed, switching characteristics, digital latency, gearing training calibration, and maximum physical interface (PHY) rate for memory interface IP.

#### 7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP

The following table provides information about the methodology for input delay measurement.

**Table 22 • Input Delay Measurement Methodology**

| Standard  | Description             | $V_L^{1,1}$      | $V_H^{1,1}$      | $V_{ID}^{2,2}$ | $V_{ICM}^{2,2}$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------|-------------------------|------------------|------------------|----------------|-----------------|------------------|-----------------|------|
| PCI       | PCIE 3.3 V              | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVTTTL33  | LVTTTL 3.3 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVCNOS33  | LVCNOS 3.3 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVCNOS25  | LVCNOS 2.5 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVCNOS18  | LVCNOS 1.8 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVCNOS15  | LVCNOS 1.5 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| LVCNOS12  | LVCNOS 1.2 V            | 0                | VDDI             |                |                 | VDDI/2           |                 | V    |
| SSTL25I   | SSTL 2.5 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |                |                 | $V_{REF}$        | 1.25            | V    |
| SSTL25II  | SSTL 2.5 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |                |                 | $V_{REF}$        | 1.25            | V    |
| SSTL18I   | SSTL 1.8 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |                |                 | $V_{REF}$        | 0.90            | V    |
| SSTL18II  | SSTL 1.8 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |                |                 | $V_{REF}$        | 0.90            | V    |
| SSTL15I   | SSTL 1.5 V<br>Class I   | $V_{REF} - .175$ | $V_{REF} + .175$ |                |                 | $V_{REF}$        | 0.75            | V    |
| SSTL15II  | SSTL 1.5 V<br>Class II  | $V_{REF} - .175$ | $V_{REF} + .175$ |                |                 | $V_{REF}$        | 0.75            | V    |
| SSTL135I  | SSTL 1.35 V<br>Class I  | $V_{REF} - .16$  | $V_{REF} + .16$  |                |                 | $V_{REF}$        | 0.675           | V    |
| SSTL135II | SSTL 1.35 V<br>Class II | $V_{REF} - .16$  | $V_{REF} + .16$  |                |                 | $V_{REF}$        | 0.675           | V    |
| HSTL15I   | HSTL 1.5 V<br>Class I   | $V_{REF} - .5$   | $V_{REF} + .5$   |                |                 | $V_{REF}$        | 0.75            | V    |
| HSTL15II  | HSTL 1.5 V<br>Class II  | $V_{REF} - .5$   | $V_{REF} + .5$   |                |                 | $V_{REF}$        | 0.75            | V    |
| HSTL135I  | HSTL 1.35 V<br>Class I  | $V_{REF} - 0.45$ | $V_{REF} + .45$  |                |                 | $V_{REF}$        | 0.675           | V    |
| HSTL135II | HSTL 1.35 V<br>Class II | $V_{REF} - .45$  | $V_{REF} + .45$  |                |                 | $V_{REF}$        | 0.675           | V    |
| HSTL12    | HSTL 1.2 V              | $V_{REF} - .4$   | $V_{REF} + .4$   |                |                 | $V_{REF}$        | 0.60            | V    |

| Standard  | Description                                  | $V_L^1$             | $V_H^1$             | $V_{ID}^2$ | $V_{ICM}^2$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------|----------------------------------------------|---------------------|---------------------|------------|-------------|------------------|-----------------|------|
| HSTL135II | Differential<br>HSTL 1.35 V<br>Class II      | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.675       | 0                |                 | V    |
| HSTL12    | Differential<br>HSTL 1.2 V                   | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| HSUL18I   | Differential<br>HSUL 1.8 V<br>Class I        | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.900       | 0                |                 | V    |
| HSUL18II  | Differential<br>HSUL 1.8 V<br>Class II       | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.900       | 0                |                 | V    |
| HSUL12    | Differential<br>HSUL 1.2 V                   | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| POD12I    | Differential<br>POD 1.2 V<br>Class I         | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| POD12II   | Differential<br>POD 1.2 V<br>Class II        | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| MIPI25    | Mobile<br>Industry<br>Processor<br>Interface | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.200       | 0                |                 | V    |

1. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst-case of these measurements.  $V_{REF}$  values listed are typical. Input waveform switches between  $V_L$  and  $V_H$ . All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV  $V_{ID}$  for timing.  $V_{CM}$  is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup](#) (see page 27).
6. Emulated bi-directional interface.

### 7.1.2 Output Delay Measurement Methodology

The following section provides information about the methodology for output delay measurement.

**Table 23 • Output Delay Measurement Methodology**

| Standard  | Description                                   | $R_{REF}$ ( $\Omega$ ) | $C_{REF}$ (pF) | $V_{MEAS}$ (V) | $V_{REF}$ (V) |
|-----------|-----------------------------------------------|------------------------|----------------|----------------|---------------|
| PCI       | PCI 3.3 V                                     | 25                     | 10             | 1.65           |               |
| LVTTTL33  | LVTTTL 3.3 V                                  | 1M                     | 0              | 1.65           |               |
| LVC MOS33 | LVC MOS 3.3 V                                 | 1M                     | 0              | 1.65           |               |
| LVC MOS25 | LVC MOS 2.5 V                                 | 1M                     | 0              | 1.25           |               |
| LVC MOS18 | LVC MOS 1.8 V                                 | 1M                     | 0              | 0.90           |               |
| LVC MOS15 | LVC MOS 1.5 V                                 | 1M                     | 0              | 0.75           |               |
| LVC MOS12 | LVC MOS 1.2 V                                 | 1M                     | 0              | 0.60           |               |
| SSTL25I   | Stub-series terminated logic<br>2.5 V Class I | 50                     | 0              | $V_{REF}$      | 1.25          |
| SSTL25II  | SSTL 2.5 V Class II                           | 50                     | 0              | $V_{REF}$      | 1.25          |

| Standard         | STD | –1  | Unit |
|------------------|-----|-----|------|
| LVC MOS12 (8 mA) | 250 | 300 | Mbps |

**Table 27 • GPIO Maximum Output Buffer Speed**

| Standard                | STD  | –1   | Unit |
|-------------------------|------|------|------|
| LVDS25/LCMDS25          | 1250 | 1250 | Mbps |
| LVDS33/LCMDS33          | 1250 | 1600 | Mbps |
| RSDS25                  | 800  | 800  | Mbps |
| MINILVDS25              | 800  | 800  | Mbps |
| SUBLVDS25               | 800  | 800  | Mbps |
| PPDS25                  | 800  | 800  | Mbps |
| SLVSE15                 | 500  | 500  | Mbps |
| BUSLVDS25               | 500  | 500  | Mbps |
| MLVDS25                 | 500  | 500  | Mbps |
| LVPECL33                | 500  | 500  | Mbps |
| SSTL25I                 | 800  | 800  | Mbps |
| SSTL25II                | 800  | 800  | Mbps |
| SSTL25I (differential)  | 800  | 800  | Mbps |
| SSTL25II (differential) | 800  | 800  | Mbps |
| SSTL18I                 | 800  | 800  | Mbps |
| SSTL18II                | 800  | 800  | Mbps |
| SSTL18I (differential)  | 800  | 800  | Mbps |
| SSTL18II (differential) | 800  | 800  | Mbps |
| SSTL15I                 | 800  | 1066 | Mbps |
| SSTL15II                | 800  | 1066 | Mbps |
| SSTL15I (differential)  | 800  | 1066 | Mbps |
| SSTL15II (differential) | 800  | 1066 | Mbps |
| HSTL15I                 | 900  | 900  | Mbps |
| HSTL15II                | 900  | 900  | Mbps |
| HSTL15I (differential)  | 900  | 900  | Mbps |
| HSTL15II (differential) | 900  | 900  | Mbps |
| HSUL18I                 | 400  | 400  | Mbps |
| HSUL18II                | 400  | 400  | Mbps |
| HSUL18I (differential)  | 400  | 400  | Mbps |
| HSUL18II (differential) | 400  | 400  | Mbps |
| PCI                     | 500  | 500  | Mbps |
| LVTTTL33 (20 mA)        | 500  | 500  | Mbps |
| LVC MOS33 (20 mA)       | 500  | 500  | Mbps |
| LVC MOS25 (16 mA)       | 500  | 500  | Mbps |
| LVC MOS18 (12 mA)       | 500  | 500  | Mbps |
| LVC MOS15 (10 mA)       | 500  | 500  | Mbps |
| LVC MOS12 (8 mA)        | 250  | 300  | Mbps |
| MIPIE25                 | 500  | 500  | Mbps |

| Parameter                        | Symbol       | Min | Typ | Max  | Unit    |
|----------------------------------|--------------|-----|-----|------|---------|
| Operating current ( $V_{DD18}$ ) | $RC_{SCVPP}$ |     |     | 0.1  | $\mu A$ |
| Operating current ( $V_{DD}$ )   | $RC_{SCVDD}$ |     |     | 60.7 | $\mu A$ |

### 7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

**Table 43 • LSRAM Performance Industrial Temperature Range (–40 °C to 100 °C)**

| Parameter           | V <sub>DD</sub> =<br>1.0 V – STD | V <sub>DD</sub> =<br>1.0 V – 1 | V <sub>DD</sub> =<br>1.05 V – STD | V <sub>DD</sub> =<br>1.05 V – 1 | Unit | Condition                                                                            |
|---------------------|----------------------------------|--------------------------------|-----------------------------------|---------------------------------|------|--------------------------------------------------------------------------------------|
| Operating frequency | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port, all supported widths, pipelined, simple-write, and write-feed-through      |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through  |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Dual-port, all supported widths, pipelined, simple-write, and write-feed-through     |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through         |
|                     | 279                              | 295                            | 279                               | 295                             | MHz  | Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through     |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through     |
|                     | 196                              | 285                            | 196                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, pipelined, and read-before-write                     |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, non-pipelined, and read-before-write                 |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, non-pipelined, and read-before-write                |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, pipelined, and read-before-write                        |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port non-pipelined ECC mode, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, non-pipelined, and read-before-write                    |
|                     | 193                              | 285                            | 193                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, and read-before-write                |

| Parameter                                                                                                                       | Symbol                                | STD<br>Min                | STD<br>Typ | STD<br>Max                   | –1<br>Min                 | –1<br>Typ | –1<br>Max                    | Unit       |
|---------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|---------------------------|------------|------------------------------|---------------------------|-----------|------------------------------|------------|
| Reference clock input rate <sup>1, 2, 3</sup>                                                                                   | F <sub>XCVRREFCLKMAX</sub><br>CASCADE | 20                        |            | 156                          | 20                        |           | 156                          | MHz        |
| Reference clock rate at the PFD <sup>4</sup>                                                                                    | F <sub>TXREFCLKPFD</sub>              | 20                        |            | 156                          | 20                        |           | 156                          | MHz        |
| Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above <sup>4</sup>                                         | F <sub>TXREFCLKPFD10G</sub>           | 75                        |            | 156                          | 75                        |           | 156                          | MHz        |
| Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) <sup>5</sup> | F <sub>TXREFPN</sub>                  |                           |            | –110                         |                           |           | –110                         | dBc<br>/Hz |
| Phase noise at 10 KHz                                                                                                           | F <sub>TXREFPN</sub>                  |                           |            | –110                         |                           |           | –110                         | dBc<br>/Hz |
| Phase noise at 100 KHz                                                                                                          | F <sub>TXREFPN</sub>                  |                           |            | –115                         |                           |           | –115                         | dBc<br>/Hz |
| Phase noise at 1 MHz                                                                                                            | F <sub>TXREFPN</sub>                  |                           |            | –135                         |                           |           | –135                         | dBc<br>/Hz |
| Reference clock input rise time (10%–90%)                                                                                       | T <sub>REFRISE</sub>                  |                           | 200        | 500                          |                           | 200       | 500                          | ps         |
| Reference clock input fall time (90%–10%)                                                                                       | T <sub>REFFALL</sub>                  |                           | 200        | 500                          |                           | 200       | 500                          | ps         |
| Reference clock duty cycle                                                                                                      | T <sub>REFDUTY</sub>                  | 40                        |            | 60                           | 40                        |           | 60                           | %          |
| Spread spectrum modulation spread <sup>6</sup>                                                                                  | Mod_Spread                            | 0.1                       |            | 3.1                          | 0.1                       |           | 3.1                          | %          |
| Spread spectrum modulation frequency <sup>7</sup>                                                                               | Mod_Freq                              | TxREF<br>CLKPFD/<br>(128) | 32         | TxREF<br>CLKPFD/<br>(128*63) | TxREF<br>CLKPFD/<br>(128) | 32        | TxREF<br>CLKPFD/<br>(128*63) | KHz        |

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual F<sub>TxRefClkPFD</sub> value by  $20 \times \log_{10} (\text{TxRefClkPFD} / 156 \text{ MHz})$ . It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

### 7.4.3 Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

| Parameter                                     | Symbol               | Min  | Typ | Max | Unit | Condition                     |
|-----------------------------------------------|----------------------|------|-----|-----|------|-------------------------------|
|                                               |                      | 0.41 |     |     | UI   | >3.2–8.5 Gbps <sup>5</sup>    |
|                                               |                      | 0.41 |     |     | UI   | >1.6 to 3.2 Gbps <sup>5</sup> |
|                                               |                      | 0.41 |     |     | UI   | >0.8 to 1.6 Gbps <sup>5</sup> |
|                                               |                      | 0.41 |     |     | UI   | 250 to 800 Mbps <sup>5</sup>  |
| Total jitter tolerance with stressed eye      | T <sub>TJOLSE</sub>  | 0.65 |     |     | UI   | 3.125 Gbps <sup>5</sup>       |
|                                               |                      | 0.65 |     |     | UI   | 6.25 Gbps <sup>6</sup>        |
|                                               |                      | 0.7  |     |     | UI   | 10.3125 Gbps <sup>6</sup>     |
|                                               |                      |      |     |     | UI   | 12.7 Gbps <sup>6, 10</sup>    |
| Sinusoidal jitter tolerance with stressed eye | T <sub>SJTOLSE</sub> | 0.1  |     |     | UI   | 3.125 Gbps <sup>5</sup>       |
|                                               |                      | 0.05 |     |     | UI   | 6.25 Gbps <sup>6</sup>        |
|                                               |                      | 0.05 |     |     | UI   | 10.3125 Gbps <sup>6</sup>     |
|                                               |                      |      |     |     | UI   | 12.7 Gbps <sup>6, 10</sup>    |
| CTLE DC gain (all stages, max settings)       |                      |      |     | 10  | dB   |                               |
| CTLE AC gain (all stages, max settings)       |                      |      |     | 16  | dB   |                               |
| DFE AC gain (per 5 stages, max settings)      |                      |      |     | 7.5 | dB   |                               |

- Valid at 3.2 Gbps and below.
- Data vs. Rx reference clock frequency.
- Achieves compliance with PCIe electrical idle detection.
- Achieves compliance with SATA OOB specification.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
- For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
- For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
- Loss of signal detection is valid for input signals that transition at a density ≥1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

### 7.5.1 PCI Express

The following tables describe the PCI express.

**Table 54 • PCI Express Gen1**

| Parameter                 | Data Rate | Min | Max  | Unit |
|---------------------------|-----------|-----|------|------|
| Total transmit jitter     | 2.5 Gbps  |     | 0.25 | UI   |
| Receiver jitter tolerance | 2.5 Gbps  | 0.4 |      | UI   |

**Note:** With add-in card, as specified in PCI Express CEM Rev 2.0.

**Table 60 • 10GbE (RXAUI)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 6.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 6.25 Gbps |     |     | UI   |

**7.5.4****1GbE (1000BASE-T)**

The following table describes 1GbE (1000BASE-T).

**Table 61 • 1GbE (1000BASE-T)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

The following table describes 1GbE (1000BASE-X).

**Table 62 • 1GbE (1000BASE-X)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

**7.5.5****SGMII and QSGMII**

The following table describes SGMII.

**Table 63 • SGMII**

| Parameter                 | Data Rate | Min   | Max  | Unit |
|---------------------------|-----------|-------|------|------|
| Total transmit jitter     | 1.25 Gbps |       | 0.24 | UI   |
| Receiver jitter tolerance | 1.25 Gbps | 0.749 |      | UI   |

The following table describes QSGMII.

**Table 64 • QSGMII**

| Parameter                 | Data Rate | Min  | Max | Unit |
|---------------------------|-----------|------|-----|------|
| Total transmit jitter     | 5.0 Gbps  |      | 0.3 | UI   |
| Receiver jitter tolerance | 5.0 Gbps  | 0.65 |     | UI   |

**7.5.6****SDI**

The following table describes SDI.

**Table 65 • SDI**

| Parameter                 | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     |           |     |     | UI   |
| Receiver jitter tolerance |           |     |     | UI   |

| Parameter                                                                     | Typ | Max | Unit | Conditions                 |
|-------------------------------------------------------------------------------|-----|-----|------|----------------------------|
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup>     |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (non-recoverable) <sup>1, 4</sup> |     |     | ms   | One iteration of scrubbing |
| Time to scrub the fabric data <sup>1</sup>                                    |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (like new) <sup>1, 2</sup>                        |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (recoverable) <sup>1, 3</sup>                     |     |     | s    | Full scrubbing             |
| Time to scrub the fabric data PNVM data (non-recoverable) <sup>1, 4</sup>     |     |     | s    | Full scrubbing             |
| Time to verify <sup>5</sup>                                                   |     |     | s    |                            |

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices**

| Parameter                                                                     | Typ | Max | Unit | Conditions                 |
|-------------------------------------------------------------------------------|-----|-----|------|----------------------------|
| Time to enter zeroization                                                     |     |     | ms   | Zip flag set               |
| Time to destroy the fabric data <sup>1</sup>                                  |     |     | ms   | Data erased                |
| Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>        |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup>     |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (non-recoverable) <sup>1, 4</sup> |     |     | ms   | One iteration of scrubbing |
| Time to scrub the fabric data <sup>1</sup>                                    |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (like new) <sup>1, 2</sup>                        |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (recoverable) <sup>1, 3</sup>                     |     |     | s    | Full scrubbing             |
| Time to scrub the fabric data pNVM data (non-recoverable) <sup>1, 4</sup>     |     |     | s    | Full scrubbing             |
| Time to verify <sup>5</sup>                                                   |     |     | s    |                            |

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices**

| Parameter                                                                 | Typ | Max | Unit | Conditions                 |
|---------------------------------------------------------------------------|-----|-----|------|----------------------------|
| Time to enter zeroization                                                 |     |     | ms   | Zip flag set               |
| Time to destroy the fabric data <sup>1</sup>                              |     |     | ms   | Data erased                |
| Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>    |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup> |     |     | ms   | One iteration of scrubbing |

| Parameter                                                                    | Typ | Max | Unit | Conditions                 |
|------------------------------------------------------------------------------|-----|-----|------|----------------------------|
| Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup> |     |     | ms   | One iteration of scrubbing |
| Time to scrub the fabric data <sup>1</sup>                                   |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (like new) <sup>1,2</sup>                        |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (recoverable) <sup>1,3</sup>                     |     |     | s    | Full scrubbing             |
| Time to scrub the fabric data pNVM data (non-recoverable) <sup>1</sup>       |     |     | s    | Full scrubbing             |
| Time to verify <sup>5</sup>                                                  |     |     | s    |                            |

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

### 7.6.7 Verify Time

The following tables describe verify time.

**Table 81 • Standalone Fabric Verify Times**

| Parameter                         | Devices              | Max             | Unit |
|-----------------------------------|----------------------|-----------------|------|
| Standalone verification over JTAG | MPF100T, TL, TS, TLS |                 | s    |
|                                   | MPF200T, TL, TS, TLS | 53 <sup>1</sup> | s    |
|                                   | MPF300T, TL, TS, TLS | 90 <sup>1</sup> | s    |
|                                   | MPF500T, TL, TS, TLS |                 | s    |
| Standalone verification over SPI  | MPF100T, TL, TS, TLS |                 | s    |
|                                   | MPF200T, TL, TS, TLS | 37 <sup>2</sup> | s    |
|                                   | MPF300T, TL, TS, TLS | 55 <sup>2</sup> | s    |
|                                   | MPF500T, TL, TS, TLS |                 | s    |

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. DirectC version 4.1.

**Notes:**

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

**Table 82 • Verify Time by Programming Hardware**

| Devices              | IAP | FlashPro4 | FlashPro5 | BP | Silicon Sculptor | Units |
|----------------------|-----|-----------|-----------|----|------------------|-------|
| MPF100T, TL, TS, TLS |     |           |           |    |                  |       |
| MPF200T, TL, TS, TLS | 9   | 67        | 53        |    |                  | s     |
| MPF300T, TL, TS, TLS | 14  | 95        | 90        |    |                  | s     |

| Devices              | IAP | FlashPro4 | FlashPro5 | BP | Silicon Sculptor | Units |
|----------------------|-----|-----------|-----------|----|------------------|-------|
| MPF500T, TL, TS, TLS |     |           |           |    |                  |       |

**Notes:**

- FlashPro4 4 MHz TCK.
- FlashPro5 10 MHz TCK.
- PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

**Table 83 • Verify System Services**

| Parameter                            | Symbol                     | ServiceID | Devices              | Typ  | Max | Unit |
|--------------------------------------|----------------------------|-----------|----------------------|------|-----|------|
| In application verify by index       | T <sub>IAP_Ver_Index</sub> | 44H       | MPF100T, TL, TS, TLS |      |     | s    |
|                                      |                            |           | MPF200T, TL, TS, TLS | 8.2  | 9   | s    |
|                                      |                            |           | MPF300T, TL, TS, TLS | 12.4 | 13  | s    |
|                                      |                            |           | MPF500T, TL, TS, TLS |      |     | s    |
| In application verify by SPI address | T <sub>IAP_Ver_Addr</sub>  | 45H       | MPF100T, TL, TS, TLS |      |     | s    |
|                                      |                            |           | MPF200T, TL, TS, TLS | 8.2  | 9   | s    |
|                                      |                            |           | MPF300T, TL, TS, TLS | 12.4 | 13  | s    |
|                                      |                            |           | MPF500T, TL, TS, TLS |      |     | s    |

**7.6.8****Authentication Time**

The following tables describe authentication system service time.

**Table 84 • Authentication Services**

| Parameter                | Symbol                | ServiceID | Devices              | Typ | Max | Unit |
|--------------------------|-----------------------|-----------|----------------------|-----|-----|------|
| Bitstream Authentication | T <sub>BIT_AUTH</sub> | 22H       | MPF100T, TL, TS, TLS |     |     | s    |
|                          |                       |           | MPF200T, TL, TS, TLS | 3.3 | 3.7 | s    |
|                          |                       |           | MPF300T, TL, TS, TLS | 4.9 | 5.4 | s    |
|                          |                       |           | MPF500T, TL, TS, TLS |     |     | s    |
| IAP Image Authentication | T <sub>IAP_AUTH</sub> | 23H       | MPF100T, TL, TS, TLS |     |     | s    |
|                          |                       |           | MPF200T, TL, TS, TLS | 3.3 | 3.7 | s    |
|                          |                       |           | MPF300T, TL, TS, TLS | 4.9 | 5.4 | s    |
|                          |                       |           | MPF500T, TL, TS, TLS |     |     | s    |

**7.6.9****Secure NVM Performance**

The following table describes secure NVM performance.

**Table 85 • sNVM Read/Write Characteristics**

| Parameter                                            | Symbol                | Min  | Typ  | Max | Unit | Conditions                  |
|------------------------------------------------------|-----------------------|------|------|-----|------|-----------------------------|
| Plain text programming                               |                       | 7.0  | 7.2  | 7.9 | ms   |                             |
| Authenticated text programming                       |                       | 7.2  | 7.4  | 9.4 | ms   |                             |
| Authenticated and encrypted text programming         |                       | 7.2  | 7.4  | 9.4 | ms   |                             |
| Authentication R/W 1st access from power-up overhead | T <sub>PUF_OVHD</sub> |      | 100  | 111 | ms   | From T <sub>FAB_READY</sub> |
| Plain text read                                      |                       | 7.67 | 7.79 | 8.2 | μs   |                             |

| Parameter                             | Symbol | Min    | Typ    | Max   | Unit | Conditions |
|---------------------------------------|--------|--------|--------|-------|------|------------|
| Authenticated text read               |        | 113.25 | 114.02 | 118.5 | μs   |            |
| Authenticated and decrypted text read |        | 159.59 | 160.53 | 166.5 | μs   |            |

**Notes:**

- Page size= 252 bytes (non-authenticated), 236 bytes (authenticated).
- Only page reads and writes allowed.
- $T_{PUF\_OVHD}$  is an additional time that occurs on the first R/W, after cold or warm boot, to sNVM using authenticated or authenticated and encrypted text.

## 7.6.10 Secure NVM Programming Cycles

The following table describes secure NVM programming cycles.

**Table 86 • sNVM Programming Cycles vs. Retention Characteristics**

| Programming Temperature | Programming Cycles per Page, Max | Programming Cycles per Block, Max | Retention Years |
|-------------------------|----------------------------------|-----------------------------------|-----------------|
| –40 °C to 100 °C        | 10,000                           | 100,000                           | 20              |
| –40 °C to 85 °C         | 10,000                           | 100,000                           | 20              |
| –40 °C to 55 °C         | 10,000                           | 100,000                           | 20              |

**Note:** Page size = 128 bytes. Block size = 56 KBytes.

## 7.7 System Services

This section describes system switching and throughput characteristics.

### 7.7.1 System Services Throughput Characteristics

The following table describes system services throughput characteristics.

**Table 87 • System Services Throughput Characteristics**

| Parameter                                  | Symbol                      | Service ID | Typ | Max  | Unit | Conditions |
|--------------------------------------------|-----------------------------|------------|-----|------|------|------------|
| Serial number                              | T <sub>Serial</sub>         | 00H        | 65  | 67   | μs   |            |
| User code                                  | T <sub>User</sub>           | 01H        | 0.8 | 1.05 | μs   |            |
| Design information                         | T <sub>Design</sub>         | 02H        | 2.4 | 2.7  | μs   |            |
| Device certificate                         | T <sub>Cert</sub>           | 03H        | 255 | 271  | ms   |            |
| Read digests                               | T <sub>digest_read</sub>    | 04H        | 201 | 215  | μs   |            |
| Query security locks                       | T <sub>sec_Query</sub>      | 05H        | 15  | 17   | μs   |            |
| Read debug information                     | T <sub>Rd_debug</sub>       | 06H        | 34  | 38   | μs   |            |
| Reserved                                   |                             | 07H–0FH    |     |      |      |            |
| Secure NVM write plain text                | T <sub>sNVM_Wr_Plain</sub>  | 10H        |     |      |      | Note 1     |
| Secure NVM write authenticated plain text  | T <sub>sNVM_Wr_Auth</sub>   | 11H        |     |      |      | Note 1     |
| Secure NVM write authenticated cipher text | T <sub>sNVM_Wr_Cipher</sub> | 12H        |     |      |      | Note 1     |
| Reserved                                   |                             | 13H–17H    |     |      |      |            |

|                                    |      |          |      |
|------------------------------------|------|----------|------|
| ECDSA SigVer,<br>P-384/SHA-384     | 1024 | 6421841  | 5759 |
|                                    | 8K   | 6273510  | 5759 |
| Key Agreement (KAS), P-384         |      | 5039125  | 6514 |
| Point Multiply, P-256 <sup>1</sup> |      | 5176923  | 4482 |
| Point Multiply, P-384 <sup>1</sup> |      | 12043199 | 5319 |
| Point Multiply, P-521 <sup>1</sup> |      | 26887187 | 6698 |
| Point Addition, P-384              |      | 3018067  | 5779 |
| KeyGen (PKG), P-384                |      | 12055368 | 6908 |
| Point Verification, P-384          |      | 5091     | 3049 |

1. With DPA counter measures.

**Table 120 • IFC (RSA)**

| Modes                                                        | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|--------------------------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| Encrypt, RSA-2048, e=65537                                   | 2048                | 436972                                   | 8,972                         |
| Encrypt, RSA-3072, e=65537                                   | 3072                | 962162                                   | 12,583                        |
| Decrypt, RSA-2048 <sup>1</sup> , CRT                         | 2048                | 26862392                                 | 15900                         |
| Decrypt, RSA-3072 <sup>1</sup> , CRT                         | 3072                | 75153782                                 | 22015                         |
| Decrypt, RSA-4096, CRT                                       | 4096                | 89235615                                 | 23710                         |
| Decrypt, RSA-3072, CRT                                       | 3072                | 37880180                                 | 18638                         |
| SigGen, RSA-3072/SHA-384 <sup>1</sup> , CRT, PKCS #1 V 1.1.5 | 1024                | 75197644                                 | 20032                         |
|                                                              | 8K                  | 75213653                                 | 19303                         |
| SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5                     | 1024                | 148090970                                | 14642                         |
|                                                              | 8K                  | 148102576                                | 13936                         |
| SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5           | 1024                | 970991                                   | 12000                         |
|                                                              | 8K                  | 982011                                   | 11769                         |
| SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5           | 1024                | 443493                                   | 8436                          |
|                                                              | 8K                  | 453007                                   | 8436                          |
| SigGen, RSA-3072/SHA-384, ANSI X9.31                         | 1024                | 147138254                                | 13945                         |
|                                                              | 8K                  | 147155896                                | 13523                         |
| SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31              | 1024                | 973269                                   | 11313                         |
|                                                              | 8K                  | 983255                                   | 11146                         |

1. With DPA counter measures.

**Table 121 • FFC (DH)**

| Modes                                 | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|---------------------------------------|---------------------|------------------------------------------|-------------------------------|
| SigGen, DSA-3072/SHA-384 <sup>1</sup> | 1024                | 27932907                                 | 13969                         |
|                                       | 8K                  | 27942415                                 | 13501                         |
| SigGen, DSA-3072/SHA-384              | 1024                | 12086356                                 | 13602                         |
| SigVer, DSA-3072/SHA-384              | 1024                | 24597916                                 | 15662                         |
|                                       | 8K                  | 24229420                                 | 15133                         |

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA  
Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996  
Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

51700141