

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	192000
Total RAM Bits	13619200
Number of I/O	300
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	536-LFBGA, CSPBGA
Supplier Device Package	536-CSPBGA (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/mpf200t-fcsg536e

Contents

1 Revision History	1
1.1 Revision 1.3	1
1.2 Revision 1.2	1
1.3 Revision 1.1	1
1.4 Revision 1.0	1
2 Overview	2
3 References	3
4 Device Offering	4
5 Silicon Status	5
6 DC Characteristics	6
6.1 Absolute Maximum Rating	6
6.2 Recommended Operating Conditions	6
6.2.1 DC Characteristics over Recommended Operating Conditions	8
6.2.2 Maximum Allowed Overshoot and Undershoot	8
6.3 Input and Output	12
6.3.1 DC Input and Output Levels	12
6.3.2 Differential DC Input and Output Levels	15
6.3.3 Complementary Differential DC Input and Output Levels	18
6.3.4 HSIO On-Die Termination	19
6.3.5 GPIO On-Die Termination	20
7 AC Switching Characteristics	22
7.1 I/O Standards Specifications	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP	22
7.1.2 Output Delay Measurement Methodology	25
7.1.3 Input Buffer Speed	27
7.1.4 Output Buffer Speed	29
7.1.5 Maximum PHY Rate for Memory Interface IP	31
7.1.6 User I/O Switching Characteristics	32
7.2 Clocking Specifications	35
7.2.1 Clocking	35
7.2.2 PLL	36
7.2.3 DLL	37
7.2.4 RC Oscillators	38
7.3 Fabric Specifications	40
7.3.1 Math Blocks	40

7.3.2	SRAM Blocks	41
7.4	Transceiver Switching Characteristics	42
7.4.1	Transceiver Performance	42
7.4.2	Transceiver Reference Clock Performance	42
7.4.3	Transceiver Reference Clock I/O Standards	43
7.4.4	Transceiver Interface Performance	44
7.4.5	Transmitter Performance	44
7.4.6	Receiver Performance	47
7.5	Transceiver Protocol Characteristics	48
7.5.1	PCI Express	48
7.5.2	Interlaken	49
7.5.3	10GbE (10GBASE-R, and 10GBASE-KR)	49
7.5.4	1GbE (1000BASE-T)	50
7.5.5	SGMII and QSGMII	50
7.5.6	SDI	50
7.5.7	CPRI	51
7.5.8	JESD204B	51
7.6	Non-Volatile Characteristics	51
7.6.1	FPGA Programming Cycle and Retention	52
7.6.2	FPGA Programming Time	52
7.6.3	FPGA Bitstream Sizes	53
7.6.4	Digest Cycles	53
7.6.5	Digest Time	54
7.6.6	Zeroization Time	55
7.6.7	Verify Time	57
7.6.8	Authentication Time	58
7.6.9	Secure NVM Performance	58
7.6.10	Secure NVM Programming Cycles	59
7.7	System Services	59
7.7.1	System Services Throughput Characteristics	59
7.8	Fabric Macros	60
7.8.1	UJTAG Switching Characteristics	60
7.8.2	UJTAG_SEC Switching Characteristics	61
7.8.3	USPI Switching Characteristics	62
7.8.4	Tamper Detectors	62
7.8.5	System Controller Suspend Switching Characteristics	64
7.8.6	Dynamic Reconfiguration Interface	64
7.9	Power-Up to Functional Timing	64
7.9.1	Power-On (Cold) Reset Initialization Sequence	64
7.9.2	Warm Reset Initialization Sequence	65
7.9.3	Power-On Reset Voltages	66

6 DC Characteristics

This section lists the DC characteristics of the PolarFire FPGA device.

6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire devices.

Table 3 • Absolute Maximum Rating

Parameter	Symbol	Min	Max	Unit
FPGA core power supply	V _{DD}	-0.5	1.13	V
Transceiver Tx and Rx lanes supply	V _{DDA}	-0.5	1.13	V
Programming and HSIO receiver supply	V _{DD18}	-0.5	2.0	V
FPGA core and FPGA PLL high-voltage supply	V _{DD25}	-0.5	2.7	V
Transceiver PLL high-voltage supply	V _{DDA25}	-0.5	2.7	V
Transceiver reference clock supply	V _{DD_XCVR_CLK}	-0.5	3.6	V
Global V _{REF} for transceiver reference clocks	XCVR _{VREF}	-0.5	3.6	V
HSIO DC I/O supply ²	V _{DDIX}	-0.5	2.0	V
GPIO DC I/O supply ²	V _{DDIX}	-0.5	3.6	V
Dedicated I/O DC supply for JTAG and SPI	V _{DDI3}	-0.5	3.6	V
GPIO auxiliary power supply for I/O bank x ²	V _{DDAUXx}	-0.5	3.6	V
Maximum DC input voltage on GPIO	V _{IN}	-0.5	3.8	V
Maximum DC input voltage on HSIO	V _{IN}	-0.5	2.2	V
Transceiver Receiver absolute input voltage	Transceiver V _{IN}	-0.5	1.26	V
Transceiver Reference clock absolute input voltage	Transceiver REFCLK V _{IN}	-0.5	3.6	V
Storage temperature (ambient) ¹	T _{STG}	-65	150	°C
Junction temperature ¹	T _J	-55	135	°C
Maximum soldering temperature RoHS	T _{SOLROHS}		260	°C
Maximum soldering temperature leaded	T _{SOLPB}		220	°C

1. See [FPGA Programming Cycles vs Retention Characteristics](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V_{DDIX} and V_{DDAUXx}.

6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

Table 4 • Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
FPGA core supply at 1.0 V mode ¹	V _{DD}	0.97	1.00	1.03	V
FPGA core supply at 1.05 V mode ¹	V _{DD}	1.02	1.05	1.08	V
Transceiver TX and RX lanes supply at 1.0 V mode (when all lane rates are 10.3125 Gbps or less) ¹	V _{DDA}	0.97	1.00	1.03	V

6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

Table 5 • DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance ¹	C _{IN} (dedicated GPIO)	5.6		pf	
	C _{IN} (GPIO)	5.6		pf	
	C _{IN} (HSIO)	2.8		pf	
Input or output leakage current per pin	I _L (GPIO)	10		µA	I/O disabled, high – Z
	I _L (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}	T _{RISE}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDI_x} = 2.5 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDI_x} = 1.8 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDI_x} = 1.5 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}	T _{FALL}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDI_x} = 2.5 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDI_x} = 1.8 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDI_x} = 1.5 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Pad pull-up when V _{IN} = 0 ⁵	I _{PU}	137	220	µA	V _{DDI_x} = 3.3 V
Pad pull-up when V _{IN} = 0 ⁵		102	166	µA	V _{DDI_x} = 2.5 V
Pad pull-up when V _{IN} = 0		68	115	µA	V _{DDI_x} = 1.8 V
Pad pull-up when V _{IN} = 0		51	88	µA	V _{DDI_x} = 1.5 V
Pad pull-up when V _{IN} = 0 ⁶		29	73	µA	V _{DDI_x} = 1.35 V
Pad pull-up when V _{IN} = 0		16	46	µA	V _{DDI_x} = 1.2 V
Pad pull-down when V _{IN} = 3.3 V ⁵	I _{PD}	65	187	µA	V _{DDI_x} = 3.3 V
Pad pull-down when V _{IN} = 2.5 V ⁵		63	160	µA	V _{DDI_x} = 2.5 V
Pad pull-down when V _{IN} = 1.8 V		60	117	µA	V _{DDI_x} = 1.8 V
Pad pull-down when V _{IN} = 1.5 V		57	95	µA	V _{DDI_x} = 1.5 V
Pad pull-down when V _{IN} = 1.35 V		52	86	µA	V _{DDI_x} = 1.35 V
Pad pull-down when V _{IN} = 1.2 V		47	79	µA	V _{DDI_x} = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

Table 8 • Maximum Overshoot During Transitions for GPIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	3.8
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

Note: Overshoot level is for V_{DDI} at 3.3 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for GPIO.

Table 9 • Maximum Undershoot During Transitions for GPIO

AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

Min (%)	Typ	Max (%)	Unit	Condition
-20	60	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$

Note: Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} . For 50 Ω/75 Ω/150 Ω cases, nearest supported values of 40 Ω/60 Ω/120 Ω are used.

Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)

Min (%)	Typ	Max (%)	Unit	Condition
-20	34	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	40	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	48	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	60	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	80	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2 \text{ V}$

Note: Measured at 80% of V_{DDI} .

Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)

Min (%)	Typ	Max (%)	Unit	Condition
-20	120	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
-20	120	20	Ω	$V_{DDI} = 1.2 \text{ V}$
-20	240	20	Ω	$V_{DDI} = 1.2 \text{ V}$



Note: Measured at 50% of V_{DDI} .

6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Differential termination ¹	Internal differential termination	-20	100	20	Ω	$V_{ICM} < 0.8 \text{ V}$
		-20	100	40	Ω	$0.6 \text{ V} < V_{ICM} < 1.65 \text{ V}$
		-20	100	80	Ω	$1.4 \text{ V} < V_{ICM}$
Single-ended thevenin termination ^{2,3}	Internal parallel thevenin termination	-40	50	20	Ω	$V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$
		-40	75	20	Ω	$V_{DDI} = 1.8 \text{ V}$
		-40	150	20	Ω	$V_{DDI} = 1.8 \text{ V}$
		-20	20	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	30	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	40	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	60	20	Ω	$V_{DDI} = 1.5 \text{ V}$
		-20	120	20	Ω	$V_{DDI} = 1.5 \text{ V}$

Figure 1 • Output Delay Measurement—Single-Ended Test Setup**Figure 2 • Output Delay Measurement—Differential Test Setup**

7.1.3 Input Buffer Speed

The following tables provide information about input buffer speed.

Table 24 • HSIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS18	1250	1250	Mbps
RSDS18	800	800	Mbps
MINILVDS18	800	800	Mbps
SUBLVDS18	800	800	Mbps
PPDS18	800	800	Mbps
SLVS18	800	800	Mbps
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps

Standard	STD	-1	Unit
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps
MIPI25/MIPI33	800	800	Mbps

1. All SSTLD/HSTLD/HSULD/LVSTLD/POD type receivers use the LVDS differential receiver.
2. Performance is achieved with $V_{ID} \geq 200$ mV.

7.1.4 Output Buffer Speed

Table 26 • HSIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL18I (differential)	800	1066	Mbps
SSTL18II (differential)	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL15I (differential)	1066	1333	Mbps
SSTL15II (differential)	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps
SSTL135I (differential)	1066	1333	Mbps
SSTL135II (differential)	1066	1333	Mbps
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL15I (differential)	900	1100	Mbps
HSTL15II (differential)	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSTL135I (differential)	1066	1066	Mbps
HSTL135II (differential)	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
HSUL12	1066	1333	Mbps
HSUL12I (differential)	1066	1333	Mbps
HSTL12	1066	1266	Mbps
HSTL12I (differential)	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

Table 27 • GPIO Maximum Output Buffer Speed

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PP DS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLVDSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECL E33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPIE25	500	500	Mbps

Parameter ¹	Symbol	Min	Typ	Max	Unit
Secondary output clock frequency ²	F _{OUTSF}	33.3		800	MHz
Input clock cycle-to-cycle jitter	F _{JIN}			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T _{OUTJITTERP}			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T _{SKEW}			±200	ps
DLL lock time	T _{LOCK}	16		16K	Reference clock cycles
Minimum reset pulse width	T _{MRPW}	3			ns
Minimum input pulse width ³	T _{MIPW}	20			ns
Minimum input clock pulse width high	T _{MPWH}	400			ps
Minimum input clock pulse width low	T _{MPWL}	400			ps
Delay step size	T _{DEL}	12.7	30	35	ps
Maximum delay block delay ⁴	T _{DELMAX}	1.8		4.8	ns
Output clock duty cycle (with 50% duty cycle input) ⁵	T _{DUTY}	40		60	%
Output clock duty cycle (in phase reference mode) ⁵	T _{DUTYS0}	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

7.2.4 RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

Table 39 • 2 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{2FREQ}		2		MHz
Accuracy	RC _{2FACC}	-4		4	%
Duty cycle	RC _{2DC}	46		54	%
Peak-to-peak output period jitter	RC _{2PJIT}	5	10		ns
Peak-to-peak output cycle-to-cycle jitter	RC _{2CJIT}	5	10		ns
Operating current (V _{DD2S})	RC _{2IVPPA}			60	µA
Operating current (V _{DD})	RC _{2IVDD}			2.6	µA

Table 40 • 160 MHz RC Oscillator Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC _{SCFREQ}		160		MHz
Accuracy	RC _{SCFACC}	-4		4	%
Duty cycle	RC _{SCDC}	47		52	%
Peak-to-peak output period jitter	RC _{SCPJIT}			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC _{SCCJIT}			172	ps
Operating current (V _{DD2S})	RC _{SCVPPA}			599	µA

Parameter	Symbol	Min	Typ	Max	Unit
Operating current (V_{DD1S})	RC_{SCVPP}			0.1	μA
Operating current (V_{DD})	RC_{SCVDD}			60.7	μA

Table 44 • μSRAM Performance

Parameter	Symbol	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit	Condition
Operating frequency	F _{MAX}	400	415	450	480	MHz	Write-port
Read access time	T _{AC}		2		2	ns	Read-port

Table 45 • μPROM Performance

Parameter	Symbol	V _{DD} = 1.0 V – STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V – STD	V _{DD} = 1.05 V – 1	Unit
Read access time	T _{AC}	10	10	10	10	ns

7.4

Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

7.4.1

Transceiver Performance

The following table describes transceiver performance.

Table 46 • PolarFire Transceiver and TXPLL Performance

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Tx data rate ^{1,2}	F _{TXRate}	0.25		10.3125	0.25		12.7	Gbps
Tx OOB (serializer bypass) data rate	F _{TXRateOOB}	DC		1.5	DC		1.5	Gbps
Rx data rate when AC coupled ²	F _{RxRateAC}	0.25		10.3125	0.25		12.7	Gbps
Rx data rate when DC coupled	F _{RxRateDC}	0.25		3.2	0.25		3.2	Gbps
Rx OOB (deserializer bypass) data rate	F _{TXRateOOB}	DC		1.25	DC		1.25	Gbps
TXPLL output frequency ³	F _{TXPLL}	1.6		6.35	1.6		6.35	GHz
Rx CDR mode	F _{RXCDR}	0.25		10.3125	0.25		10.3125	Gbps
Rx DFE mode ²	F _{RXDDE}	3.0		10.3125	3.0		12.7	Gbps
Rx Eye Monitor mode ²	F _{RXEyeMon}	3.0		10.3125	3.0		12.7	Gbps

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).
3. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

7.4.2

Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

Table 47 • PolarFire Transceiver Reference Clock AC Requirements

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate ^{1,2}	F _{TXREFCLK}	20		800	20		800	MHz

Table 48 • Transceiver Differential Reference Clock I/O Standards

I/O Standard	Comment
LVDS25	For DC input levels, see table Differential DC Input and Output Levels .
HCSL25 (for PCIe)	

Note: The transceiver reference clock differential receiver supports V_{CM} common mode.

7.4.4 Transceiver Interface Performance

The following table describes the single-ended I/O standards supported as transceiver reference clocks.

Table 49 • Transceiver Single-Ended Reference Clock I/O Standards

I/O Standard	Comment
LVCMS25	For DC input levels, see table DC Input and Output Levels .

7.4.5 Transmitter Performance

The following tables describe performance of the transmitter.

Table 50 • Transceiver Reference Clock Input Termination

Parameter	Symbol	Min	Typ	Max	Unit
Single-ended termination	RefTerm	50		Ω	
Single-ended termination	RefTerm	75		Ω	
Single-ended termination	RefTerm	150		Ω	
Differential termination	RefDiffTerm	115 ¹		Ω	
Power-up termination		>50K		Ω	

1. Measured at V_{CM}= 1.2 V and VID= 350 mV.

Note: All pull-ups are disabled at power-up to allow hot plug capability.

Table 51 • PolarFire Transceiver User Interface Clocks

Parameter	Modes ¹	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver TX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	8-bit, max data rate = 1.6 Gbps	200	200	MHz		
	10-bit, max data rate = 1.6 Gbps	160	160	MHz		
	16-bit, max data rate = 4.8 Gbps	300	300	MHz		
	20-bit, max data rate = 6.0 Gbps	300	300	MHz		
	32-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	325	325	MHz		
	40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	260	320	MHz		
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹	165	160	MHz		
	80-bit, max data rate = 10.3125 Gbps(-STD) / 12.7 Gbps (-1) ¹	130	130	MHz		
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps	150	150	MHz		
	8-bit, max data rate = 1.6 Gbps	200	200	MHz		

5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher V_{CO} rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.
7. From the PMA mode, the TX_ELEC_IDLE port to the XVCN TXP/N pins.
FTxRefClk = 75 MHz with typical settings.
For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#). (see page 6)

7.4.6 Receiver Performance

The following table describes performance of the receiver.

Table 53 • PolarFire Transceiver Receiver Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	V _{IN}	0		V _{DDA} + 0.3	V	
Differential peak-to-peak amplitude	V _{IDPP}	140		1250	mV	
Differential termination	V _{ITERM}	85			Ω	
	V _{ITERM}	100			Ω	
	V _{ITERM}	150			Ω	
Common mode voltage	V _{ICMDC} ¹	0.7 × V _{DDA}		0.9 × V _{DDA}	V	DC coupled
Exit electrical idle detection time	T _{EIDET}	50	100		ns	
Run length of consecutive identical digits (CID)	C _{ID}		200		UI	
CDR PPM tolerance ²	C _{DRPPM}		1.15		% UI	
CDR lock-to-data time	T _{LTD}				CDR _{REFCLK}	
					UI	
CDR lock-to-ref time	T _{LTF}				CDR _{REFCLK}	
					UI	
Loss-of-signal detect (Peak Detect Range setting = high) ⁹	V _{DETLHIGH}				mV	Setting = 1
	V _{DETLHIGH}				mV	Setting = 2
	V _{DETLHIGH}				mV	Setting = 3
	V _{DETLHIGH}				mV	Setting = 4
	V _{DETLHIGH}				mV	Setting = 5
	V _{DETLHIGH}				mV	Setting = 6
	V _{DETLHIGH}				mV	Setting = 7
Loss-of-signal detect (Peak Detect Range setting = low) ⁹	V _{DETLOW}	65	175		mV	Setting = PCIe ^{3,7}
	V _{DETLOW}	95	190		mV	Setting = SATA ^{4,8}
	V _{DETLOW}	75	170		mV	Setting = 1
	V _{DETLOW}	95	185		mV	Setting = 2
	V _{DETLOW}	100	190		mV	Setting = 3
	V _{DETLOW}	140	210		mV	Setting = 4
	V _{DETLOW}	155	240		mV	Setting = 5
	V _{DETLOW}	165	245		mV	Setting = 6
	V _{DETLOW}	170	250		mV	Setting = 7
Sinusoidal jitter tolerance	T _{SJTOL}				UI	>8.5 Gbps – 12.7 Gbps ^{5,10}

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps ⁵
		0.41			UI	>1.6 to 3.2 Gbps ⁵
		0.41			UI	>0.8 to 1.6 Gbps ⁵
		0.41			UI	250 to 800 Mpbs ⁵
Total jitter tolerance with stressed eye	T _{JTOLSE}	0.65			UI	3.125 Gbps ⁵
		0.65			UI	6.25 Gbps ⁶
		0.7			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
Sinusoidal jitter tolerance with stressed eye	T _{SJOLSE}	0.1			UI	3.125 Gbps ⁵
		0.05			UI	6.25 Gbps ⁶
		0.05			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density ≥ 1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express

The following tables describe the PCI express.

Table 54 • PCI Express Gen1

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps	0.25		UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

Note: With add-in card, as specified in PCI Express CEM Rev 2.0.

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}		ms		One iteration of scrubbing
Time to scrub the fabric data ¹		s		Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}		s		Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ¹		s		Full scrubbing
Time to verify ⁵		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

7.6.7 Verify Time

The following tables describe verify time.

Table 81 • Standalone Fabric Verify Times

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 ¹	s
	MPF300T, TL, TS, TLS	90 ¹	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 ²	s
	MPF300T, TL, TS, TLS	55 ²	s
	MPF500T, TL, TS, TLS		s

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS_SPI_0 port running at 6.67 MHz. DirectC version 4.1.

Notes:

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

Table 82 • Verify Time by Programming Hardware

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9	2.8	V		
Voltage sensing accuracy	-1.5	1.5	%		

Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation				
	T _{JTAG_ACTIVE} ^{1, 2}	45	52	ns
	T _{MESH_ERR} ²	1.8	2.2	μs
	T _{CLK_GLITCH} ^{1, 2}			ns
	T _{CLK_FREQ} ^{1, 2}			μs
	T _{LOW_1P05} ²	70	108	μs
	T _{HIGH_1P8} ²	85	120	μs
	T _{HIGH_2P5} ²	130	520	μs
	T _{GLITCH_1P05} ²			μs
	T _{SECDEC} ^{1, 2}			μs
	T _{DRI_ERR} ²	14	18	μs
	T _{WDOG} ^{1, 2}			μs
	T _{LOCK_ERR} ²			μs
Time from system controller instruction execution to flag generation				
	T _{INST_BUF_ACCESS} ^{2, 3}	4	5	μs
	T _{INST_DEBUG} ^{2, 3}	3.3	4	μs
	T _{INST_CHK_DIGEST} ^{2, 3}	1.8	3	μs
	T _{INST_EC_SETUP} ^{2, 3}	1.8	2	μs
	T _{INST_FACT_PRIV} ^{2, 3}	3.8	5	μs
	T _{INST_KEY_VAL} ^{2, 3}	2.5	3.1	μs
	T _{INST_MISC} ^{2, 3}	1.5	2	μs
	T _{INST_PASSCODE_MATCH} ^{2, 3}	2.5	3	μs
	T _{INST_PASSCODE_SETUP} ^{2, 3}	4.2	5	μs
	T _{INST_PROG} ^{2, 3}	3.8	4.1	μs
	T _{INST_PUB_INFO} ^{2, 3}	4	4.5	μs
	T _{INST_ZERO_RECO} ^{2, 3}	2.5	3	μs
	T _{INST_PASSCODE_FAIL} ^{2, 3}	170	180	μs
	T _{INST_KEY_VAL_FAIL} ^{2, 3}	92	110	μs
	T _{INST_UNUSED} ^{2, 3}	4	5	μs
Time from sending the CLEAR to deassertion on FLAG	T _{CLEAR_FLAG}	17	23	ns

1. Not available during Flash*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

Table 94 • Tamper Macro Response Timing Characteristics

Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T _{I_O_DISABLE}	40	50	ns

7.9.4 Design Dependence of T PUF and T WRFT

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T_{PCIE} , T_{XCVR} , T_{LSRAM} , and T_{USRAM} can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

Note: T_{PCIE} , T_{XCVR} , T_{LSRAM} , T_{USRAM} , and T_{CALIB} are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with I/O calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables. Note that I/O calibration may extend beyond T_{PUFT} (as I/O calibration process is independent of main device power-on and is instead dependent on I/O bank supply relative power-on time and ramp times). The previous timing diagram for power-on initialization shows the earliest that I/Os could be enabled, if the I/O power supplies are powered on before or at the same time as the main supplies.

7.9.5 Cold Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 400 MHz) operation.

Table 99 • Cold Boot

Power-On (Cold) Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(cold)}$	1.17	4.51	7.84	ms
Time when weak pull-ups are enabled – $T_{PU_PD_ACTIVE(cold)}$	1.17	4.51	7.84	ms
Time when fabric is operational – $T_{FAB_READY(cold)}$	1.20	4.54	7.87	ms
Time when output pins start driving – $T_{OUT_ACTIVE(cold)}$	1.22	4.56	7.89	ms

7.9.6 Warm Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA IOs are functional for low-speed (sub 400 MHz) operation.

Table 100 • Warm Boot

Warm Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – $T_{IN_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when weak pull-ups/pull-downs are enabled – $T_{PU_PD_ACTIVE(warm)}$	0.91	1.76	2.62	ms
Time when fabric is operational – $T_{FAB_READY(warm)}$	0.94	1.79	2.65	ms
Time when output pins start driving – $T_{OUT_ACTIVE(warm)}$	0.96	1.81	2.67	ms

7.9.7 Miscellaneous Initialization Parameters

In the following table, T_{FAB_READY} refers to either $T_{FAB_READY(cold)}$ or $T_{FAB_READY(warm)}$ as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.

Table 104 • Flash*Freeze

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from Flash*Freeze entry command to the Flash*Freeze state	T _{FF_ENTRY}		59		μs	
The time from Flash*Freeze exit pin assertion to fabric operational state	T _{FF_FABRIC_UP}		133		μs	
The time from Flash*Freeze exit pin assertion to I/Os operational	T _{FF_IO_ACTIVE}		143		μs	

7.10 Dedicated Pins

The following section describes the dedicated pins.

7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

Table 105 • JTAG Electrical Characteristics

Symbol	Description	Min	Typ	Max	Unit	Condition
T _{DISU}	TDI input setup time	0.0			ns	
T _{DIHD}	TDI input hold time	2.0			ns	
T _{TMSSU}	TMS input setup time	1.5			ns	
T _{TMSHD}	TMS input hold time	1.5			ns	
F _{TCK}	TCK frequency		25		MHz	
T _{TCKDC}	TCK duty cycle	40	60		%	
T _{TDOQO}	TDO clock to Q out		8.4		ns	C _{LOAD} = 40 pF
T _{TRSTBCQ}	TRSTB clock to Q out		23.5		ns	C _{LOAD} = 40 pF
T _{TRSTBPW}	TRSTB min pulse width	50			ns	
T _{TRSTBREM}	TRSTB removal time	0.0			ns	
T _{TRSTBREC}	TRSTB recovery time	12.0			ns	
C _{IN_TDI}	TDI input pin capacitance		5.3		pF	
C _{IN_TMS}	TMS input pin capacitance		5.3		pF	
C _{IN_TCK}	TCK input pin capacitance		5.3		pF	
C _{IN_TRSTB}	TRSTB input pin capacitance		5.3		pF	

7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

Table 106 • SPI Master Mode (PolarFire Master) During Programming

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _{MSCK}			20	MHz	



a  **MICROCHIP** company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51700141