



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	192000
Total RAM Bits	13619200
Number of I/O	284
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BFBGA
Supplier Device Package	484-FPBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf200t-fcvg484i">https://www.e-xfl.com/product-detail/microchip-technology/mpf200t-fcvg484i</a>

7.3.2	SRAM Blocks .....	41
7.4	Transceiver Switching Characteristics .....	42
7.4.1	Transceiver Performance .....	42
7.4.2	Transceiver Reference Clock Performance .....	42
7.4.3	Transceiver Reference Clock I/O Standards .....	43
7.4.4	Transceiver Interface Performance .....	44
7.4.5	Transmitter Performance .....	44
7.4.6	Receiver Performance .....	47
7.5	Transceiver Protocol Characteristics .....	48
7.5.1	PCI Express .....	48
7.5.2	Interlaken .....	49
7.5.3	10GbE (10GBASE-R, and 10GBASE-KR) .....	49
7.5.4	1GbE (1000BASE-T) .....	50
7.5.5	SGMII and QSGMII .....	50
7.5.6	SDI .....	50
7.5.7	CPRI .....	51
7.5.8	JESD204B .....	51
7.6	Non-Volatile Characteristics .....	51
7.6.1	FPGA Programming Cycle and Retention .....	52
7.6.2	FPGA Programming Time .....	52
7.6.3	FPGA Bitstream Sizes .....	53
7.6.4	Digest Cycles .....	53
7.6.5	Digest Time .....	54
7.6.6	Zeroization Time .....	55
7.6.7	Verify Time .....	57
7.6.8	Authentication Time .....	58
7.6.9	Secure NVM Performance .....	58
7.6.10	Secure NVM Programming Cycles .....	59
7.7	System Services .....	59
7.7.1	System Services Throughput Characteristics .....	59
7.8	Fabric Macros .....	60
7.8.1	UJTAG Switching Characteristics .....	60
7.8.2	UJTAG_SEC Switching Characteristics .....	61
7.8.3	USPI Switching Characteristics .....	62
7.8.4	Tamper Detectors .....	62
7.8.5	System Controller Suspend Switching Characteristics .....	64
7.8.6	Dynamic Reconfiguration Interface .....	64
7.9	Power-Up to Functional Timing .....	64
7.9.1	Power-On (Cold) Reset Initialization Sequence .....	64
7.9.2	Warm Reset Initialization Sequence .....	65
7.9.3	Power-On Reset Voltages .....	66

## 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

### 1.1 Revision 1.3

Revision 1.3 was published in June 2018. The following is a summary of changes.

- The System Services section was updated. For more information, see [System Services \(see page 59\)](#).
- The Non-Volatile Characteristics section was updated. For more information, see [Non-Volatile Characteristics \(see page 51\)](#).
- The Fabric Macros section was updated. For more information, see [Fabric Macros \(see page 60\)](#).
- The Transceiver Switching Characteristics section was updated. For more information, see [Transceiver Switching Characteristics \(see page 42\)](#).

### 1.2 Revision 1.2

Revision 1.2 was published in June 2018. The following is a summary of changes.

- The datasheet has moved to preliminary status. Every table has been updated.

### 1.3 Revision 1.1

Revision 1.1 was published in August 2017. The following is a summary of changes.

- LVDS specifications changed to 1.25G. For more information, see [HSIO Maximum Input Buffer Speed](#) and [HSIO Maximum Output Buffer Speed](#).
- LVDS18, LVDS25/LVDS33, and LVDS25 specifications changed to 800 Mbps. For more information, see [I/O Standards Specifications](#).
- A note was added indicating a zeroization cycle counts as a programming cycle. For more information, see [Non-Volatile Characteristics](#).
- A note was added defining power down conditions for programming recovery conditions. For more information, see [Power-Supply Ramp Times](#).

### 1.4 Revision 1.0

Revision 1.0 was the first publication of this document.

Parameter	Symbol	Min	Typ	Max	Unit
Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup>	V <sub>DDA</sub>	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V <sub>DD18</sub>	1.71	1.80	1.89	V
FPGA core and FPGA PLL high-voltage supply	V <sub>DD25</sub>	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V <sub>DDA25</sub>	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V <sub>DD_XCVR_CLK</sub>	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V <sub>DD_XCVR_CLK</sub>	2.375	2.5	2.625	V
Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>	XCVR <sub>VREF</sub>	Ground		V <sub>DD_XCVR_CLK</sub>	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V <sub>DDI<sub>3</sub></sub>	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 3.3 V nominal <sup>2,4</sup>	V <sub>DDAU<sub>x</sub></sub>	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 2.5 V nominal or lower <sup>2,4</sup>	V <sub>DDAU<sub>x</sub></sub>	2.375	2.5	2.625	V
Extended commercial temperature range	T <sub>J</sub>	0		100	°C
Industrial temperature range	T <sub>J</sub>	-40		100	°C
Extended commercial programming temperature range	T <sub>PRG</sub>	0		100	°C
Industrial programming temperature range	T <sub>PRG</sub>	-40		100	°C

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDI<sub>x</sub></sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAU<sub>x</sub></sub> must be connected to the V<sub>DDI<sub>x</sub></sub> supply for that bank. If V<sub>DDI<sub>x</sub></sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAU<sub>x</sub></sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as V<sub>DDI<sub>x</sub></sub> and V<sub>DDAU<sub>x</sub></sub>.

## 6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

**Table 5 • DC Characteristics over Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance <sup>1</sup>	C <sub>IN</sub> (dedicated GPIO)	5.6		pf	
	C <sub>IN</sub> (GPIO)	5.6		pf	
	C <sub>IN</sub> (HSIO)	2.8		pf	
Input or output leakage current per pin	I <sub>L</sub> (GPIO)	10		µA	I/O disabled, high – Z
	I <sub>L</sub> (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>RISE</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>FALL</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>	I <sub>PU</sub>	137	220	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>		102	166	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-up when V <sub>IN</sub> = 0		68	115	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-up when V <sub>IN</sub> = 0		51	88	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>6</sup>		29	73	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-up when V <sub>IN</sub> = 0		16	46	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-down when V <sub>IN</sub> = 3.3 V <sup>5</sup>	I <sub>PD</sub>	65	187	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-down when V <sub>IN</sub> = 2.5 V <sup>5</sup>		63	160	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-down when V <sub>IN</sub> = 1.8 V		60	117	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-down when V <sub>IN</sub> = 1.5 V		57	95	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-down when V <sub>IN</sub> = 1.35 V		52	86	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-down when V <sub>IN</sub> = 1.2 V		47	79	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

## 6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

**Table 8 • Maximum Overshoot During Transitions for GPIO**

AC ( $V_{IN}$ ) Overshoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	3.8
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

**Note:** Overshoot level is for  $V_{DDI}$  at 3.3 V.

The following table shows the maximum AC input voltage ( $V_{IN}$ ) undershoot duration for GPIO.

**Table 9 • Maximum Undershoot During Transitions for GPIO**

AC ( $V_{IN}$ ) Undershoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

I/O Standard	Bank Type	VICM RANGE Libero Setting	V <sub>ICM<sup>1,3</sup></sub> Min (V)	V <sub>ICM<sup>1,3</sup></sub> Typ (V)	V <sub>ICM<sup>1,3</sup></sub> Max (V)	V <sub>ID<sup>2</sup></sub> Min (V)	V <sub>ID</sub> Typ (V)	V <sub>ID</sub> Max (V)
LVDS18	HSIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
LCMDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
LCMDS18	HSIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6
LCMDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.35	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
RSDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.6
RSDS18 <sup>5</sup>	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.2	0.6
MINILVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	2.35	0.1	0.3	0.6
MINILVDS18 <sup>5</sup>	HSIO	Low	0.05	0.4	0.8	0.1	0.3	0.6
		Mid (default)	0.6	1.25	1.65	0.1	0.3	0.6
SUBLVDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	2.35	0.1	0.15	0.3
SUBLVDS18 <sup>5</sup>	HSIO	Low	0.05	0.4	0.8	0.1	0.15	0.3
		Mid (default)	0.6	0.9	1.65	0.1	0.15	0.3
PPDS33	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS25	GPIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	2.35	0.1	0.2	0.6
PPDS18 <sup>5</sup>	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.6
		Mid (default)	0.6	0.8	1.65	0.1	0.2	0.6
SLVS33 <sup>6</sup>	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS25 <sup>6</sup>	GPIO	Low	0.05	0.2	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.25	2.35	0.1	0.2	0.3
SLVS18 <sup>5</sup>	HSIO	Low	0.05	0.4	0.8	0.1	0.2	0.3
		Mid (default)	0.6	1.00	1.65	0.1	0.2	0.3
HCSL33 <sup>6</sup>	GPIO	Low	0.05	0.35	0.8	0.1	0.55	1.1
		Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1

Standard	Description	V <sub>L</sub> <sup>1</sup>	V <sub>H</sub> <sup>1</sup>	V <sub>ID</sub> <sup>2</sup>	V <sub>ICM</sub> <sup>2</sup>	V <sub>MEAS</sub> <sup>3,4</sup>	V <sub>REF</sub> <sup>1,5</sup>	Unit
SLVS25	SLVS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
SLVS18	SLVS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
HCSL33	High-speed current steering logic (HCSL) 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL25	HCSL 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL18	HCSL 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
BLVDSE25 <sup>6</sup>	Bus LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MLVDSE25 <sup>6</sup>	Multipoint LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
LVPECL33	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
LVPECLE33 <sup>6</sup>	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
SSTL25I	Differential SSTL 2.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL25II	Differential SSTL 2.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL18I	Differential SSTL 1.8 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL18II	Differential SSTL 1.8 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL15	Differential SSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
SSTL135	Differential SSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15I	Differential HSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15II	Differential HSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL135I	Differential HSTL 1.35 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.675	0		V

Standard	STD	-1	Unit
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL12	1066	1333	Mbps
HSTL12	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps

1. Performance is achieved with  $V_{ID} \geq 200$  mV.

**Table 25 • GPIO Maximum Input Buffer Speed**

Standard	STD	-1	Unit
LVDS25/LVDS33/LCMDS25/LCMDS33	1250	1600	Mbps
RSDS25/RSDS33	800	800	Mbps
MINILVDS25/MINILVDS33	800	800	Mbps
SUBLVDS25/SUBLVDS33	800	800	Mbps
PPDS25/PPDS33	800	800	Mbps
SLVS25/SLVS33	800	800	Mbps
SLVSE15	800	800	Mbps
HCSL25/HCSL33	800	800	Mbps
BUSLVDS25	800	800	Mbps
MLVDSE25	800	800	Mbps
LVPECL33	800	800	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
HSTL15I	800	900	Mbps
HSTL15II	800	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
PCI	500	500	Mbps
LVTTL33 (20 mA)	500	500	Mbps
LVCMOS33 (20 mA)	500	500	Mbps
LVCMOS25 (16 mA)	500	500	Mbps

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps <sup>5</sup>
		0.41			UI	>1.6 to 3.2 Gbps <sup>5</sup>
		0.41			UI	>0.8 to 1.6 Gbps <sup>5</sup>
		0.41			UI	250 to 800 Mpbs <sup>5</sup>
Total jitter tolerance with stressed eye	T <sub>JTOLSE</sub>	0.65			UI	3.125 Gbps <sup>5</sup>
		0.65			UI	6.25 Gbps <sup>6</sup>
		0.7			UI	10.3125 Gbps <sup>6</sup>
					UI	12.7 Gbps <sup>6, 10</sup>
Sinusoidal jitter tolerance with stressed eye	T <sub>SJOLSE</sub>	0.1			UI	3.125 Gbps <sup>5</sup>
		0.05			UI	6.25 Gbps <sup>6</sup>
		0.05			UI	10.3125 Gbps <sup>6</sup>
					UI	12.7 Gbps <sup>6, 10</sup>
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density  $\geq 1$  Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

### 7.5.1 PCI Express

The following tables describe the PCI express.

**Table 54 • PCI Express Gen1**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps	0.25		UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

**Note:** With add-in card, as specified in PCI Express CEM Rev 2.0.

## 7.6.1 FPGA Programming Cycle and Retention

The following table describes FPGA programming cycle and retention.

**Table 68 • FPGA Programming Cycles vs Retention Characteristics**

Programming T <sub>j</sub>	Programming Cycles, Max	Retention Years	Retention Years at T <sub>j</sub>
0 °C to 85 °C	1000	20	85 °C
0 °C to 100 °C	500	20	100 °C
-20 °C to 100 °C	500	20	100 °C
-40 °C to 100 °C	500	20	100 °C
-40 °C to 85 °C	1000	16	100 °C
-40 °C to 55 °C	2000	12	100 °C

**Note:** Power supplied to the device must be valid during programming operations such as programming and verify . Programming recovery mode is available only for in-application programming mode and requires an external SPI flash.

## 7.6.2 FPGA Programming Time

The following tables describe FPGA programming time.

**Table 69 • Master SPI Programming Time (IAP)**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	17	25	s
		MPF300T, TL, TS, TLS	26	32	s
		MPF500T, TL, TS, TLS			s

**Table 70 • Slave SPI Programming Time**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	41 <sup>1</sup>		s
		MPF300T, TL, TS, TLS	50 <sup>1</sup>	60	s
		MPF500T, TL, TS, TLS			s

1. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. Bitstream stored in DDR. DirectC version 4.1.

**Table 71 • JTAG Programming Time**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	56		s
		MPF300T, TL, TS, TLS <sup>1</sup>	95		s
		MPF500T, TL, TS, TLS			s

1. Programmer: FlashPro5 with TCK 10 MHz. PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

Parameter	Typ	Max	Unit	Conditions
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>			ms	One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>			s	Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>			s	Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1,4</sup>			s	Full scrubbing
Time to verify <sup>5</sup>			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices**

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1,2</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>			ms	One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>			s	Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>			s	Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1,4</sup>			s	Full scrubbing
Time to verify <sup>5</sup>			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices**

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1,2</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>		ms		One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>		s		Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>		s		Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1</sup>		s		Full scrubbing
Time to verify <sup>5</sup>		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

## 7.6.7 Verify Time

The following tables describe verify time.

**Table 81 • Standalone Fabric Verify Times**

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 <sup>1</sup>	s
	MPF300T, TL, TS, TLS	90 <sup>1</sup>	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 <sup>2</sup>	s
	MPF300T, TL, TS, TLS	55 <sup>2</sup>	s
	MPF500T, TL, TS, TLS		s

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. DirectC version 4.1.

**Notes:**

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

**Table 82 • Verify Time by Programming Hardware**

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Authenticated text read		113.25	114.02	118.5	μs	
Authenticated and decrypted text read		159.59	160.53	166.5	μs	

**Notes:**

- Page size= 252 bytes (non-authenticated), 236 bytes (authenticated).
- Only page reads and writes allowed.
- $T_{PUF\_OVHD}$  is an additional time that occurs on the first R/W, after cold or warm boot, to sNVM using authenticated or encrypted text.

**7.6.10 Secure NVM Programming Cycles**

The following table describes secure NVM programming cycles.

**Table 86 • sNVM Programming Cycles vs. Retention Characteristics**

Programming Temperature	Programming Cycles per Page, Max	Programming Cycles per Block, Max	Retention Years
-40 °C to 100 °C	10,000	100,000	20
-40 °C to 85 °C	10,000	100,000	20
-40 °C to 55 °C	10,000	100,000	20

**Note:** Page size = 128 bytes. Block size = 56 KBytes.

**7.7 System Services**

This section describes system switching and throughput characteristics.

**7.7.1 System Services Throughput Characteristics**

The following table describes system services throughput characteristics.

**Table 87 • System Services Throughput Characteristics**

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Serial number	$T_{Serial}$	00H	65	67	μs	
User code	$T_{User}$	01H	0.8	1.05	μs	
Design information	$T_{Design}$	02H	2.4	2.7	μs	
Device certificate	$T_{Cert}$	03H	255	271	ms	
Read digests	$T_{digest\_read}$	04H	201	215	μs	
Query security locks	$T_{sec\_Query}$	05H	15	17	μs	
Read debug information	$T_{Rd\_debug}$	06H	34	38	μs	
Reserved		07H–0FH				
Secure NVM write plain text	$T_{SNVM\_Wr\_Plain}$	10H				Note 1
Secure NVM write authenticated plain text	$T_{SNVM\_Wr\_Auth}$	11H				Note 1
Secure NVM write authenticated cipher text	$T_{SNVM\_Wr\_Cipher}$	12H				Note 1
Reserved		13H–17H				

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Secure NVM read	T <sub>SNVM_Rd</sub>	18H				Note 1
Digital signature service raw	T <sub>SIG_RAW</sub>	19H	174	187	ms	
Digital signature service DER	T <sub>SIG_DER</sub>	1AH	174	187	ms	
Reserved		1BH–1FH				
PUF emulation	T <sub>Challenge</sub>	20H	1.8	2.0	ms	
Nonce service	T <sub>Nonce</sub>	21H	1.2	1.4	ms	
Bitstream authentication	T <sub>BIT_AUTH</sub>	22H				Note 4
IAP Image authentication	T <sub>IAP_AUTH</sub>	23H				Note 4
Reserved		26H–3FH				
In application programming by index	T <sub>IAP_Prg_Index</sub>	42H				Note 2
In application programming by SPI address	T <sub>IAP_Prg_Addr</sub>	43H				Note 2
In application verify by index	T <sub>IAP_Ver_Index</sub>	44H				Note 5
In application verify by SPI address	T <sub>IAP_Ver_Addr</sub>	45H				Note 5
Auto update	T <sub>AutoUpdate</sub>	46H				Note 2
Digest check	T <sub>Digest_chk</sub>	47H				Note 3

1. See [sNVM Read/Write Characteristics \(see page 58\)](#).
2. See [SPI Master Programming Time \(see page 52\)](#).
3. See [Digest Times \(see page 54\)](#).
4. See [Authentication Services Time \(see page 58\)](#).
5. See [Verify Services Time \(see page 58\)](#).
6. Throughputs described are measured from SS\_REQ assertion to BUSY de-assertion.

## 7.8

### Fabric Macros

This section describes switching characteristics of UJTAG, UJTAG\_SEC, USPI, system controller, and temper detectors and dynamic reconfiguration details.

#### 7.8.1

### UJTAG Switching Characteristics

The following section describes characteristics of UJTAG switching.

**Table 88 • UJTAG Performance Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	F <sub>TCK</sub>			25	MHz	

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9	2.8	V		
Voltage sensing accuracy	-1.5	1.5	%		

**Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing**

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation				
	T <sub>JTAG_ACTIVE</sub> <sup>1, 2</sup>	45	52	ns
	T <sub>MESH_ERR</sub> <sup>2</sup>	1.8	2.2	μs
	T <sub>CLK_GLITCH</sub> <sup>1, 2</sup>			ns
	T <sub>CLK_FREQ</sub> <sup>1, 2</sup>			μs
	T <sub>LOW_1P05</sub> <sup>2</sup>	70	108	μs
	T <sub>HIGH_1P8</sub> <sup>2</sup>	85	120	μs
	T <sub>HIGH_2P5</sub> <sup>2</sup>	130	520	μs
	T <sub>GLITCH_1P05</sub> <sup>2</sup>			μs
	T <sub>SECDEC</sub> <sup>1, 2</sup>			μs
	T <sub>DRI_ERR</sub> <sup>2</sup>	14	18	μs
	T <sub>WDOG</sub> <sup>1, 2</sup>			μs
	T <sub>LOCK_ERR</sub> <sup>2</sup>			μs
Time from system controller instruction execution to flag generation				
	T <sub>INST_BUF_ACCESS</sub> <sup>2, 3</sup>	4	5	μs
	T <sub>INST_DEBUG</sub> <sup>2, 3</sup>	3.3	4	μs
	T <sub>INST_CHK_DIGEST</sub> <sup>2, 3</sup>	1.8	3	μs
	T <sub>INST_EC_SETUP</sub> <sup>2, 3</sup>	1.8	2	μs
	T <sub>INST_FACT_PRIV</sub> <sup>2, 3</sup>	3.8	5	μs
	T <sub>INST_KEY_VAL</sub> <sup>2, 3</sup>	2.5	3.1	μs
	T <sub>INST_MISC</sub> <sup>2, 3</sup>	1.5	2	μs
	T <sub>INST_PASSCODE_MATCH</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_SETUP</sub> <sup>2, 3</sup>	4.2	5	μs
	T <sub>INST_PROG</sub> <sup>2, 3</sup>	3.8	4.1	μs
	T <sub>INST_PUB_INFO</sub> <sup>2, 3</sup>	4	4.5	μs
	T <sub>INST_ZERO_RECO</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_FAIL</sub> <sup>2, 3</sup>	170	180	μs
	T <sub>INST_KEY_VAL_FAIL</sub> <sup>2, 3</sup>	92	110	μs
	T <sub>INST_UNUSED</sub> <sup>2, 3</sup>	4	5	μs
Time from sending the CLEAR to deassertion on FLAG	T <sub>CLEAR_FLAG</sub>	17	23	ns

1. Not available during Flash\*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

**Table 94 • Tamper Macro Response Timing Characteristics**

Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T <sub>I_O_DISABLE</sub>	40	50	ns

**Table 101 • Cold and Warm Boot**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from $T_{FAB\_READY}$ to ready to program through JTAG/SPI-Slave		0	0	0	ms	
The time from $T_{FAB\_READY}$ to auto-update start			$T_{PUF\_OVHD}^1$	$T_{PUF\_OVHD}^1$	ms	
The time from $T_{FAB\_READY}$ to programming recovery start			$T_{PUF\_OVHD}^1$	$T_{PUF\_OVHD}^1$	ms	
The time from $T_{FAB\_READY}$ to the tamper flags being available	$T_{TAMPER\_READY}$	0	0	0	ms	
The time from $T_{FAB\_READY}$ to the Athena Crypto co-processor being available (for S devices only)	$T_{CRYPTO\_READY}$	0	0	0	ms	

1. Programming depends on the PUF to power up. Refer to  $T_{PUF\_OVHD}$  at section [Secure NVM Performance \(see page 58\)](#).

## 7.9.8 I/O Calibration

The following tables specify the initial I/O calibration time for the fastest and slowest supported VDDI ramp times of 0.2 ms to 50 ms, respectively. This only applies to I/O banks specified by the user to be auto-calibrated.

**Table 102 • I/O Initial Calibration Time (TCALIB)**

Ramp Time	Min (ms)	Max (ms)	Condition
0.2 ms	0.98	2.63	Applies to HSIO and GPIO banks
50 ms	41.62	62.19	Applies to HSIO and GPIO banks

### Notes:

- The user may specify any VDDI ramp time in the range specified above. The nominal initial calibration time is given by the specified VDDI ramp time plus 2 ms.
- In order for IO calibration to start, VDDI and VDDAUX of the I/O bank must be higher than the trip point levels specified in [I/O-Related Supplies \(see page 66\)](#).

**Table 103 • I/O Fast Recalibration Time (TRECALIB)**

I/O Type	Min (ms)	Typ (ms)	Max (ms)	Condition
GPIO bank	0.16	0.20	0.24	GPIO configured for 3.3 V operation
HSIO bank	0.20	0.25	0.30	HSIO configured for 1.8 V operation

**Note:** In order to obtain fast re-calibration, the user must assert the relevant clock request signal from the FPGA fabric to the I/O bank controller.

The following table describes the time to enter Flash\*Freeze Mode and to exit Flash\*Freeze mode.

**Table 104 • Flash\*Freeze**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from Flash*Freeze entry command to the Flash*Freeze state	T <sub>FF_ENTRY</sub>		59		μs	
The time from Flash*Freeze exit pin assertion to fabric operational state	T <sub>FF_FABRIC_UP</sub>		133		μs	
The time from Flash*Freeze exit pin assertion to I/Os operational	T <sub>FF_IO_ACTIVE</sub>		143		μs	

## 7.10 Dedicated Pins

The following section describes the dedicated pins.

### 7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

**Table 105 • JTAG Electrical Characteristics**

Symbol	Description	Min	Typ	Max	Unit	Condition
T <sub>DISU</sub>	TDI input setup time	0.0			ns	
T <sub>DIHD</sub>	TDI input hold time	2.0			ns	
T <sub>TMSSU</sub>	TMS input setup time	1.5			ns	
T <sub>TMSHD</sub>	TMS input hold time	1.5			ns	
F <sub>TCK</sub>	TCK frequency		25		MHz	
T <sub>TCKDC</sub>	TCK duty cycle	40	60		%	
T <sub>TDOQO</sub>	TDO clock to Q out		8.4	ns	C <sub>LOAD</sub> = 40 pf	
T <sub>TRSTBCQ</sub>	TRSTB clock to Q out		23.5	ns	C <sub>LOAD</sub> = 40 pf	
T <sub>TRSTBPW</sub>	TRSTB min pulse width	50			ns	
T <sub>TRSTBREM</sub>	TRSTB removal time	0.0			ns	
T <sub>TRSTBREC</sub>	TRSTB recovery time	12.0			ns	
C <sub>IN_TDI</sub>	TDI input pin capacitance		5.3	pf		
C <sub>IN_TMS</sub>	TMS input pin capacitance		5.3	pf		
C <sub>IN_TCK</sub>	TCK input pin capacitance		5.3	pf		
C <sub>IN_TRSTB</sub>	TRSTB input pin capacitance		5.3	pf		

### 7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

**Table 106 • SPI Master Mode (PolarFire Master) During Programming**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>MSCK</sub>			20	MHz	

## 7.11 User Crypto

The following section describes user crypto.

### 7.11.1 TeraFire 5200B Switching Characteristics

The following table describes TeraFire 5200B switching characteristics.

**Table 112 • TeraFire F5200B Switching Characteristics**

Parameter	Symbol	VDD = 1.0 V STD	VDD = 1.0 V – 1	VDD = 1.05 V STD	VDD = 1.05 V – 1	Unit	Condition
Operating frequency	F <sub>MAX</sub>	189		189		MHz	–40 °C to 100 °C

### 7.11.2 TeraFire 5200B Throughput Characteristics

The following tables for each algorithm describe the TeraFire 5200B throughput characteristics.

**Note:** Throughput cycle count collected with Athena TeraFire Core and RISCV running at 100 MHz.

**Table 113 • AES**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-ECB-128 encrypt <sup>1</sup>	128	515	1095
	64K	50157	933
AES-ECB-128 decrypt <sup>1</sup>	128	557	1760
	64K	48385	1524
AES-ECB-256 encrypt <sup>1</sup>	128	531	1203
	64K	58349	1203
AES-ECB-256 decrypt <sup>1</sup>	128	589	1676
	64K	56673	1671
AES-CBC-256 encrypt <sup>1</sup>	128	576	1169
	64K	52547	1169
AES-CBC-256 decrypt <sup>1</sup>	128	585	1744
	64K	48565	1652
AES-GCM-128 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1925	2740
	64K	60070	2158
AES-GCM-256 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1973	2268
	64K	60102	2151

- With DPA counter measures.

**Table 114 • GMAC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-GCM-256 <sup>1</sup> , 128-bit tag, (message is only authenticated)	128	1863	2211

SigVer, DSA-2048/SHA-256	1024	9810527	10884
	8K	9597000	10719
Key Agreement (KAS), DH-3072 ( $p=3072$ , security=256)		4920705	9338
Key Agreement (KAS), DH-3072 ( $p=3072$ , security=256) <sup>1</sup>		78914533	9083

1. With DPA counter measures.

**Table 122 • NRBG**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Instantiate: strength, s=256, 384-bit nonce, 384-bit personalization string		18221	2841
Reseed: no additional input, s=256		13585	1180
Reseed: 384-bit additional input, s=256		15922	1342
Generate: (no additional input), prediction resistance enabled, s= 256	128 8K	15262 27169	1755 8223
Generate: (no additional input), prediction resistance disabled, s= 256	128 8K	2138 14045	1167 8223
Generate: (384-bit additional input), prediction resistance enabled, s= 256	128 8K	21299 33206	1944 8949
Generate: (384-bit additional input), prediction resistance disabled, s= 256	128 8K	11657 23564	1894 8950
Un-instantiate		761	666

1. With DPA counter measures.



a  **MICROCHIP** company

#### Microsemi Headquarters

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

51700141