



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	192000
Total RAM Bits	13619200
Number of I/O	170
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	325-LFBGA, FC
Supplier Device Package	325-FCBGA (11x14.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf200tl-fcsg325e">https://www.e-xfl.com/product-detail/microchip-technology/mpf200tl-fcsg325e</a>

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 1.3

Revision 1.3 was published in June 2018. The following is a summary of changes.

- The System Services section was updated. For more information, see [System Services \(see page 59\)](#).
- The Non-Volatile Characteristics section was updated. For more information, see [Non-Volatile Characteristics \(see page 51\)](#).
- The Fabric Macros section was updated. For more information, see [Fabric Macros \(see page 60\)](#).
- The Transceiver Switching Characteristics section was updated. For more information, see [Transceiver Switching Characteristics \(see page 42\)](#).

## 1.2 Revision 1.2

Revision 1.2 was published in June 2018. The following is a summary of changes.

- The datasheet has moved to preliminary status. Every table has been updated.

## 1.3 Revision 1.1

Revision 1.1 was published in August 2017. The following is a summary of changes.

- LVDS specifications changed to 1.25G. For more information, see [HSIO Maximum Input Buffer Speed](#) and [HSIO Maximum Output Buffer Speed](#).
- LVDS18, LVDS25/LVDS33, and LVDS25 specifications changed to 800 Mbps. For more information, see [I/O Standards Specifications](#).
- A note was added indicting a zeroization cycle counts as a programming cycle. For more information, see [Non-Volatile Characteristics](#).
- A note was added defining power down conditions for programming recovery conditions. For more information, see [Power-Supply Ramp Times](#).

## 1.4 Revision 1.0

Revision 1.0 was the first publication of this document.

## 2 Overview

---

This datasheet describes PolarFire® FPGA device characteristics with industrial temperature range (–40 °C to 100 °C T<sub>J</sub>) and extended commercial temperature range (0 °C to 100 °C T<sub>J</sub>). The devices are provided with a standard speed grade (STD) and a –1 speed grade with higher performance. The FPGA core supply V<sub>DD</sub> can operate at 1.0 V for lower-power or 1.05 V for higher performance. Similarly, the transceiver core supply V<sub>DDA</sub> can also operate at 1.0 V or 1.05 V. Users select the core operating voltage while creating the Libero project.

Parameter	Symbol	Min	Typ	Max	Unit
Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup>	V <sub>DDA</sub>	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V <sub>DD18</sub>	1.71	1.80	1.89	V
FPGA core and FPGA PLL high-voltage supply	V <sub>DD25</sub>	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V <sub>DDA25</sub>	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V <sub>DD_XCVR_CLK</sub>	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V <sub>DD_XCVR_CLK</sub>	2.375	2.5	2.625	V
Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>	XCVR <sub>VREF</sub>	Ground		V <sub>DD_XCVR_CLK</sub>	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V <sub>DDI3</sub>	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 3.3 V nominal <sup>2,4</sup>	V <sub>DDAUX<sub>x</sub></sub>	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 2.5 V nominal or lower <sup>2,4</sup>	V <sub>DDAUX<sub>x</sub></sub>	2.375	2.5	2.625	V
Extended commercial temperature range	T <sub>J</sub>	0		100	°C
Industrial temperature range	T <sub>J</sub>	–40		100	°C
Extended commercial programming temperature range	T <sub>PRG</sub>	0		100	°C
Industrial programming temperature range	T <sub>PRG</sub>	–40		100	°C

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDI<sub>x</sub></sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAUX<sub>x</sub></sub> must be connected to the V<sub>DDI<sub>x</sub></sub> supply for that bank. If V<sub>DDI<sub>x</sub></sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAUX<sub>x</sub></sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as VDDI<sub>x</sub> and VDDAUX<sub>x</sub>.

**Note:** The following dedicated pins do not support hot socketing: TMS, TDI, TRSTB, DEVRST\_N, and FF\_EXIT\_N. Weak pull-up (as specified in GPIO) is always enabled.

## 6.3 Input and Output

The following section describes:

- DC I/O levels
- Differential and complementary differential DC I/O levels
- HSIO and GPIO on-die termination specifications
- LVDS specifications

### 6.3.1 DC Input and Output Levels

The following tables list the DC I/O levels.

**Table 12 • DC Input Levels**

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>IL</sub> Min (V)	V <sub>IL</sub> Max (V)	V <sub>IH</sub> Min (V)	V <sub>IH</sub> <sup>1</sup> Max (V)
PCI	3.15	3.3	3.45	−0.3	0.3 x V <sub>DDI</sub>	0.5 x V <sub>DDI</sub>	3.45
LVTTL	3.15	3.3	3.45	−0.3	0.8	2	3.45
LVC MOS33	3.15	3.3	3.45	−0.3	0.8	2	3.45
LVC MOS25	2.375	2.5	2.625	−0.3	0.7	1.7	2.625
LVC MOS18	1.71	1.8	1.89	−0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.89
LVC MOS15	1.425	1.5	1.575	−0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.575
LVC MOS12	1.14	1.2	1.26	−0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.26
SSTL25I <sup>2</sup>	2.375	2.5	2.625	−0.3	V <sub>REF</sub> − 0.15	V <sub>REF</sub> + 0.15	2.625
SSTL25II <sup>2</sup>	2.375	2.5	2.625	−0.3	V <sub>REF</sub> − 0.15	V <sub>REF</sub> + 0.15	2.625
SSTL18I <sup>2</sup>	1.71	1.8	1.89	−0.3	V <sub>REF</sub> − 0.125	V <sub>REF</sub> + 0.125	1.89
SSTL18II <sup>2</sup>	1.71	1.8	1.89	−0.3	V <sub>REF</sub> − 0.125	V <sub>REF</sub> + 0.125	1.89
SSTL15I	1.425	1.5	1.575	−0.3	V <sub>REF</sub> − 0.1	V <sub>REF</sub> + 0.1	1.575
SSTL15II	1.425	1.5	1.575	−0.3	V <sub>REF</sub> − 0.1	V <sub>REF</sub> + 0.1	1.575

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Single-ended termination to $V_{SS}^{4,5}$	Internal	-20	120	20	$\Omega$	$V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$
	parallel termination to $V_{SS}$	-20	240	20	$\Omega$	$V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ .
3. For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.
4. Measured at 50% of  $V_{DDI}$ .
5. Supported terminations vary with the IO type regardless of  $V_{DDI}$  nominal voltage. Refer to Libero for available combinations.

Standard	STD	–1	Unit
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	300	300	Mbps
MIPI25/MIPI33	800	800	Mbps

1. All SSTLD/HSTLD/HSULD/LVSTLD/POD type receivers use the LVDS differential receiver.
2. Performance is achieved with  $V_{ID} \geq 200$  mV.

### 7.1.4 Output Buffer Speed

**Table 26 • HSIO Maximum Output Buffer Speed**

Standard	STD	–1	Unit
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL18I (differential)	800	1066	Mbps
SSTL18II (differential)	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL15I (differential)	1066	1333	Mbps
SSTL15II (differential)	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps
SSTL135I (differential)	1066	1333	Mbps
SSTL135II (differential)	1066	1333	Mbps
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL15I (differential)	900	1100	Mbps
HSTL15II (differential)	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSTL135I (differential)	1066	1066	Mbps
HSTL135II (differential)	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
HSUL12	1066	1333	Mbps
HSUL12I (differential)	1066	1333	Mbps
HSTL12	1066	1266	Mbps
HSTL12I (differential)	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps

Standard	STD	–1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

**Table 27 • GPIO Maximum Output Buffer Speed**

Standard	STD	–1	Unit
LVDS25/LC MDS25	1250	1250	Mbps
LVDS33/LC MDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINI LVDS25	800	800	Mbps
SUB LVDS25	800	800	Mbps
PP DS25	800	800	Mbps
SLV SE15	500	500	Mbps
BUS LV DSE25	500	500	Mbps
MLV DSE25	500	500	Mbps
LV PECE33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPI E25	500	500	Mbps



## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	–1 Min	–1 Typ	–1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	–1 Min	–1 Typ	–1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_DDR_G_A	Rx DDR		335			335	MHz	MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_DDR_L_A	Rx DDR		250			250		MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_DDR_G_C	Rx DDR		335			335		MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_DDR_L_C	Rx DDR		250			250		MHz	From a lane clock source, centered
F <sub>MAX</sub> 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Secondary output clock frequency <sup>2</sup>	F <sub>OUTSF</sub>	33.3		800	MHz
Input clock cycle-to-cycle jitter	F <sub>INJ</sub>			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T <sub>OUTJITTERP</sub>			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T <sub>SKEW</sub>			±200	ps
DLL lock time	T <sub>LOCK</sub>	16		16K	Reference clock cycles
Minimum reset pulse width	T <sub>MRPW</sub>	3			ns
Minimum input pulse width <sup>3</sup>	T <sub>MIPW</sub>	20			ns
Minimum input clock pulse width high	T <sub>MPWH</sub>	400			ps
Minimum input clock pulse width low	T <sub>MPWL</sub>	400			ps
Delay step size	T <sub>DEL</sub>	12.7	30	35	ps
Maximum delay block delay <sup>4</sup>	T <sub>DELMAX</sub>	1.8		4.8	ns
Output clock duty cycle (with 50% duty cycle input) <sup>5</sup>	T <sub>DUTY</sub>	40		60	%
Output clock duty cycle (in phase reference mode) <sup>5</sup>	T <sub>DUTY50</sub>	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

## 7.2.4

### RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

**Table 39 • 2 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>2FREQ</sub>		2		MHz
Accuracy	RC <sub>2FACC</sub>	−4		4	%
Duty cycle	RC <sub>2DC</sub>	46		54	%
Peak-to-peak output period jitter	RC <sub>2PJIT</sub>		5	10	ns
Peak-to-peak output cycle-to-cycle jitter	RC <sub>2CIIT</sub>		5	10	ns
Operating current (V <sub>DD25</sub> )	RC <sub>2IVPPA</sub>			60	μA
Operating current (V <sub>DD</sub> )	RC <sub>2IVDD</sub>			2.6	μA

**Table 40 • 160 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>SCFREQ</sub>		160		MHz
Accuracy	RC <sub>SCFACC</sub>	−4		4	%
Duty cycle	RC <sub>SCDC</sub>	47		52	%
Peak-to-peak output period jitter	RC <sub>SCPJIT</sub>			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC <sub>SCCIIT</sub>			172	ps
Operating current (V <sub>DD25</sub> )	RC <sub>SCVPPA</sub>			599	μA

**Table 48 • Transceiver Differential Reference Clock I/O Standards**

I/O Standard	Comment
LVDS25	For DC input levels, see table <a href="#">Differential DC Input and Output Levels</a> .
HCSL25 (for PCIe)	

**Note:** The transceiver reference clock differential receiver supports  $V_{CM}$  common mode.

#### 7.4.4 Transceiver Interface Performance

The following table describes the single-ended I/O standards supported as transceiver reference clocks.

**Table 49 • Transceiver Single-Ended Reference Clock I/O Standards**

I/O Standard	Comment
LVC MOS25	For DC input levels, see table <a href="#">DC Input and Output Levels</a> .

#### 7.4.5 Transmitter Performance

The following tables describe performance of the transmitter.

**Table 50 • Transceiver Reference Clock Input Termination**

Parameter	Symbol	Min	Typ	Max	Unit
Single-ended termination	RefTerm		50		$\Omega$
Single-ended termination	RefTerm		75		$\Omega$
Single-ended termination	RefTerm		150		$\Omega$
Differential termination	RefDiffTerm		115 <sup>1</sup>		$\Omega$
Power-up termination			>50K		$\Omega$

1. Measured at  $V_{CM}$  = 1.2 V and  $V_{ID}$  = 350 mV.

**Note:** All pull-ups are disabled at power-up to allow hot plug capability.

**Table 51 • PolarFire Transceiver User Interface Clocks**

Parameter	Modes <sup>1</sup>	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver TX_CLK range (non- deterministic PCS mode with global or regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		260		320	MHz
	64-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		165		160	MHz
	80-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		130		130	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz

Parameter	Modes <sup>1</sup>	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver RX_CLK range (non- deterministic PCS mode with global or regional fabric clocks)	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		260		320	MHz
	64-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		130		160	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (–STD) / 4.25 Gbps (–1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (–STD) / 5.32 Gbps (–1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (–STD) / 8.5 Gbps (–1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (–STD) / 10.6 Gbps (–1) <sup>1</sup>		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		130		160	MHz
Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (–STD) / 4.25 Gbps (–1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (–STD) / 5.32 Gbps (–1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (–STD) / 8.5 Gbps (–1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (–STD) / 10.6 Gbps (–1) <sup>1</sup>		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (–STD) / 12.7 Gbps (–1) <sup>1</sup>		130		160	MHz

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions](#) (see page 6).

**Note:** Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher  $V_{CO}$  rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.
7. From the PMA mode, the TX\_ELEC\_IDLE port to the XVCR TXP/N pins.  
FTxRefClk = 75 MHz with typical settings.  
For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions](#) (see page 6). (see page 6)

### 7.4.6 Receiver Performance

The following table describes performance of the receiver.

**Table 53 • PolarFire Transceiver Receiver Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	$V_{IN}$	0		$V_{DDA} + 0.3$	V	
Differential peak-to-peak amplitude	$V_{IDPP}$	140		1250	mV	
Differential termination	$V_{ITERM}$		85		$\Omega$	
	$V_{ITERM}$		100		$\Omega$	
	$V_{ITERM}$		150		$\Omega$	
Common mode voltage	$V_{ICMDC}^1$	$0.7 \times V_{DDA}$		$0.9 \times V_{DDA}$	V	DC coupled
Exit electrical idle detection time	$T_{EIDET}$		50	100	ns	
Run length of consecutive identical digits (CID)	$C_{ID}$			200	UI	
CDR PPM tolerance <sup>2</sup>	$C_{DRPPM}$			1.15	% UI	
CDR lock-to-data time	$T_{LTD}$				$CDR_{REFCLK}$ UI	
CDR lock-to-ref time	$T_{LTF}$				$CDR_{REFCLK}$ UI	
Loss-of-signal detect (Peak Detect Range setting = high) <sup>9</sup>	$V_{DETLHIGH}$				mV	Setting = 1
	$V_{DETLHIGH}$				mV	Setting = 2
	$V_{DETLHIGH}$				mV	Setting = 3
	$V_{DETLHIGH}$				mV	Setting = 4
	$V_{DETLHIGH}$				mV	Setting = 5
	$V_{DETLHIGH}$				mV	Setting = 6
	$V_{DETLHIGH}$				mV	Setting = 7
Loss-of-signal detect (Peak Detect Range setting = low) <sup>9</sup>	$V_{DETLOW}$	65		175	mV	Setting = PCIe <sup>3,7</sup>
	$V_{DETLOW}$	95		190	mV	Setting = SATA <sup>4,8</sup>
	$V_{DETLOW}$	75		170	mV	Setting = 1
	$V_{DETLOW}$	95		185	mV	Setting = 2
	$V_{DETLOW}$	100		190	mV	Setting = 3
	$V_{DETLOW}$	140		210	mV	Setting = 4
	$V_{DETLOW}$	155		240	mV	Setting = 5
	$V_{DETLOW}$	165		245	mV	Setting = 6
	$V_{DETLOW}$	170		250	mV	Setting = 7
Sinusoidal jitter tolerance	$T_{SJITOL}$				UI	>8.5 Gbps – 12.7 Gbps <sup>5, 10</sup>

### 7.5.7 CPRI

The following table describes CPRI.

**Table 66 • CPRI**

	Data Rate	Min	Max	Unit
Total transmit jitter	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps <sup>1</sup>			UI
Receive jitter tolerance	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps <sup>1</sup>			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

### 7.5.8 JESD204B

The following table describes JESD204B.

**Table 67 • JESD204B**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	3.125 Gbps		0.35	UI
	6.25 Gbps		0.3	UI
	12.5 Gbps <sup>1</sup>			UI
Receive jitter tolerance	3.125 Gbps	0.56		UI
	6.25 Gbps	0.6		UI
	12.5 Gbps <sup>1</sup>			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.6 Non-Volatile Characteristics

The following section describes non-volatile characteristics.

**Table 75 • FPGA Programming Cycles Lifetime Factor**

Programming T <sub>J</sub>	Programming Cycles	LF
–40 °C to 100 °C	500	1
–40 °C to 85 °C	1000	0.8
–40 °C to 55 °C	2000	0.6

**Notes:**

- The maximum number of device digest cycles is 100K.
- Digests are operational only over the –40 °C to 100 °C temperature range.
- After a program cycle, an additional N digests cycles are allowed with the resultant retention characteristics for the total operating and storage temperature shown.
- Retention is specified for total device storage and operating temperature.
- All temperatures are junction temperatures (T<sub>J</sub>).
- Example 1—500 digests cycles are performed between programming cycles. N = 500. The operating conditions are –40 °C to 85 °C T<sub>J</sub>. 501 programming cycles have occurred. The retention under these operating conditions is  $20 \times LF = 20 \times .8 = 16$  years.
- Example 2—one programming cycle has occurred, N = 1500 digest cycles have occurred. Temperature range is –40 °C to 100 °C. The resultant retention is  $10 \times LF$  or 10 years over the industrial temperature range.

**7.6.5****Digest Time**

The following table describes digest time.

**Table 76 • Digest Times**

Parameter	Devices	Typ	Max	Unit
Setup time	All	2		μs
Fabric digest run time	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	1005	1072	ms
	MPF300T, TL, TS, TLS	1503.9	1582	ms
	MPF500T, TL, TS, TLS			ms
UFS CC digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	33.2	35	μs
	MPF300T, TL, TS, TLS	33.2	35	μs
	MPF500T, TL, TS, TLS			μs
sNVM digest run time <sup>1</sup>	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	4.4	4.8	ms
	MPF300T, TL, TS, TLS	4.4	4.8	ms
	MPF500T, TL, TS, TLS			ms
UFS UL digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	46.6	48.8	μs
	MPF300T, TL, TS, TLS	46.6	48.8	μs
	MPF500T, TL, TS, TLS			μs
User key digest run time <sup>2</sup>	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	525.4	543.3	μs
	MPF300T, TL, TS, TLS	525.4	543.3	μs
	MPF500T, TL, TS, TLS			μs

Parameter	Typ	Max	Unit	Conditions
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>			ms	One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>			s	Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>			s	Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>			s	Full scrubbing
Time to scrub the fabric data PNVM data (non-recoverable) <sup>1,4</sup>			s	Full scrubbing
Time to verify <sup>5</sup>			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices**


Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1,2</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>			ms	One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>			s	Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>			s	Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1,4</sup>			s	Full scrubbing
Time to verify <sup>5</sup>			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices**

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1,2</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) <sup>1,3</sup>			ms	One iteration of scrubbing



**Figure 4 • USPI Switching Characteristics**

## 7.8.4 Tamper Detectors

The following section describes tamper detectors.

**Table 91 • ADC Conversion Rate**

Parameter	Description	Min	Typ <sup>1</sup>	Max
T <sub>CONV1</sub>	Time from enable changing from zero to non-zero value to first conversion completes. Minimum value applies when POWEROFF = 0.	420 μs		470 μs
T <sub>CONVN</sub>	Time between subsequent channel conversions.		480 μs	
T <sub>SETUP</sub>	Data channel and output to valid asserted. Data is held until next conversion completes, that is >480 μs.	0 ns		
T <sub>VALID</sub> <sup>2</sup>	Width of the valid pulse.	1.625 μs		2 μs
T <sub>RATE</sub>	Time from start of first set of conversions to the start of the next set. Can be considered as the conversion rate. Is set by the conversion rate parameter.	480 μs	Rate × 32 μs	8128 μs

1. Min, typ, and max refer to variation due to functional configuration and the raw TVS value. The actual internal correction time will vary based on the raw TVS value.
2. The pulse width varies depending on the time taken to complete the internal calibration multiplication, this can be up to 375 ns.

**Note:** Once the TVS block is active, the enable signal is sampled 25 ns before the falling edge of valid. The next enabled channel in the sequence 0-1-2-3 is started; that is, if channel 0 has just completed and only channels 0 and 3 are enabled, the next channel will be 3. When all the enabled channels in the sequence 0-1-2-3 are completed, the TVS waits for the conversion rate timer to expire. The enable signal may be changed at any time if it changes to 4'b0000 while valid is asserted (and 25 ns before valid is de-asserted), then no further conversions will be started.

**Table 92 • Temperature and Voltage Sensor Electrical Characteristics**

Parameter	Min	Typ	Max	Unit	Condition
Temperature sensing range	-40		125	°C	
Temperature sensing accuracy	-10		10	°C	

Parameter	Symbol	Typ	Max	Unit
Time from negation of RESPONSE to all I/Os re-enabled	T <sub>CLR_IO_DISABLE</sub>	28	38	μs
Time from triggering the response to security locked	T <sub>LOCKDOWN</sub>			ns
Time from negation of RESPONSE to earlier security unlock condition	T <sub>CLR_LOCKDOWN</sub>			ns
Time from triggering the response to device enters RESET	T <sub>tr_RESET</sub>	11.7	14	μs
Time from triggering the response to start of zeroization	T <sub>tr_ZEROLISE</sub>	7.4	8.2	ms

### 7.8.5 System Controller Suspend Switching Characteristics

The following table describes the characteristics of system controller suspend switching.

**Table 95 • System Controller Suspend Entry and Exit Characteristics**

Parameter	Symbol	Definition	Typ	Max	Unit
Time from TRSTb falling edge to SUSPEND_EN signal assertion	T <sub>suspend_tr</sub> <sup>1,2</sup>	Suspend entry time from TRST_N assertion	42	44	ns
Time from TRSTb rising edge to ACTIVE signal assertion	T <sub>suspend_exit</sub>	Suspend exit time from TRST_N negation	361	372	ns

1. ACTIVE indicates that the system controller is inactive or active regardless of the state of SUSPEND\_EN.
2. ACTIVE signal must never be asserted with SUSPEND\_EN is asserted.

### 7.8.6 Dynamic Reconfiguration Interface

The following table provides interface timing information for the DRI, which is an embedded APB slave interface within the FPGA fabric that does not use FPGA resources.

**Table 96 • Dynamic Reconfiguration Interface Timing Characteristics**

Parameter	Symbol	Max	Unit
PCLK frequency	F <sub>PD_PCLK</sub>	200	MHz

## 7.9 Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market. The following tables describes both cold-boot (from power-on) and warm-boot (assertion of DEVRST\_N pin or assertion of reset from the tamper macro) timing. The power-up diagrams assume all power supplies to the device are stable.

### 7.9.1 Power-On (Cold) Reset Initialization Sequence

The following cold reset timing diagram shows the initialization sequencing of the device.

**Table 101 • Cold and Warm Boot**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from $T_{FAB\_READY}$ to ready to program through JTAG/SPI-Slave		0	0	0	ms	
The time from $T_{FAB\_READY}$ to auto-update start			$T_{PUF\_OVHD}^1$	$T_{PUF\_OVHD}^1$	ms	
The time from $T_{FAB\_READY}$ to programming recovery start			$T_{PUF\_OVHD}^1$	$T_{PUF\_OVHD}^1$	ms	
The time from $T_{FAB\_READY}$ to the tamper flags being available	$T_{TAMPER\_READY}$	0	0	0	ms	
The time from $T_{FAB\_READY}$ to the Athena Crypto co-processor being available (for S devices only)	$T_{CRYPTO\_READY}$	0	0	0	ms	

1. Programming depends on the PUF to power up. Refer to  $T_{PUF\_OVHD}$  at section [Secure NVM Performance](#) (see page 58).

### 7.9.8 I/O Calibration

The following tables specify the initial I/O calibration time for the fastest and slowest supported VDDI ramp times of 0.2 ms to 50 ms, respectively. This only applies to I/O banks specified by the user to be auto-calibrated.

**Table 102 • I/O Initial Calibration Time (TCALIB)**

Ramp Time	Min (ms)	Max (ms)	Condition
0.2 ms	0.98	2.63	Applies to HSIO and GPIO banks
50 ms	41.62	62.19	Applies to HSIO and GPIO banks

#### Notes:

- The user may specify any VDDI ramp time in the range specified above. The nominal initial calibration time is given by the specified VDDI ramp time plus 2 ms.
- In order for IO calibration to start, VDDI and VDDAUX of the I/O bank must be higher than the trip point levels specified in [I/O-Related Supplies](#) (see page 66).

**Table 103 • I/O Fast Recalibration Time (TRECALIB)**

I/O Type	Min (ms)	Typ (ms)	Max (ms)	Condition
GPIO bank	0.16	0.20	0.24	GPIO configured for 3.3 V operation
HSIO bank	0.20	0.25	0.30	HSIO configured for 1.8 V operation

**Note:** In order to obtain fast re-calibration, the user must assert the relevant clock request signal from the FPGA fabric to the I/O bank controller.

The following table describes the time to enter Flash\*Freeze Mode and to exit Flash\*Freeze mode.

**Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>MSCK</sub>			40	MHz	

**Table 108 • SPI Slave Mode (PolarFire Slave)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>SSCK</sub>			80	MHz	

### 7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

**Table 109 • SmartDebug Probe Performance Characteristics**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum frequency of probe signal	F <sub>MAX</sub>	100	100	100	100	MHz
Minimum delay of probe signal	T <sub>Min_delay</sub>	13	12	13	12	ns
Maximum delay of probe signal	T <sub>Max_delay</sub>	13	12	13	12	ns

### 7.10.4 DEVRST\_N Switching Characteristics

The following table describes characteristics of DEVRST\_N switching.

**Table 110 • DEVRST\_N Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR <sub>RAMP</sub>		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR <sub>ASSERT</sub>	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR <sub>DEASSERT</sub>	2.75			ms	The minimum time DEVRST_N needs to be de-asserted before assertion

### 7.10.5 FF\_EXIT Switching Characteristics

The following table describes characteristics of FF\_EXIT switching.

**Table 111 • FF\_EXIT Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
FF_EXIT_N ramp rate	FF <sub>RAMP</sub>		10		μs	
Minimum FF_EXIT_N assert time	FF <sub>ASSERT</sub>	1			μs	The minimum time for FF_EXIT_N to be recognized
Minimum FF_EXIT_N de-assert time	FF <sub>DEASSERT</sub>	170			μs	The minimum time FF_EXIT_N needs to be de-asserted before assertion

ECDSA SigVer, P-384/SHA-384	1024	6421841	5759
	8K	6273510	5759
Key Agreement (KAS), P-384		5039125	6514
Point Multiply, P-256 <sup>1</sup>		5176923	4482
Point Multiply, P-384 <sup>1</sup>		12043199	5319
Point Multiply, P-521 <sup>1</sup>		26887187	6698
Point Addition, P-384		3018067	5779
KeyGen (PKG), P-384		12055368	6908
Point Verification, P-384		5091	3049

1. With DPA counter measures.

**Table 120 • IFC (RSA)**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Encrypt, RSA-2048, e=65537	2048	436972	8,972
Encrypt, RSA-3072, e=65537	3072	962162	12,583
Decrypt, RSA-2048 <sup>1</sup> , CRT	2048	26862392	15900
Decrypt, RSA-3072 <sup>1</sup> , CRT	3072	75153782	22015
Decrypt, RSA-4096, CRT	4096	89235615	23710
Decrypt, RSA-3072, CRT	3072	37880180	18638
SigGen, RSA-3072/SHA-384 <sup>1</sup> , CRT, PKCS #1 V 1.1.5	1024	75197644	20032
	8K	75213653	19303
SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5	1024	148090970	14642
	8K	148102576	13936
SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5	1024	970991	12000
	8K	982011	11769
SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5	1024	443493	8436
	8K	453007	8436
SigGen, RSA-3072/SHA-384, ANSI X9.31	1024	147138254	13945
	8K	147155896	13523
SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31	1024	973269	11313
	8K	983255	11146

1. With DPA counter measures.

**Table 121 • FFC (DH)**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SigGen, DSA-3072/SHA-384 <sup>1</sup>	1024	27932907	13969
	8K	27942415	13501
SigGen, DSA-3072/SHA-384	1024	12086356	13602
SigVer, DSA-3072/SHA-384	1024	24597916	15662
	8K	24229420	15133