




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                |
| Number of LABs/CLBs            | -                                                                                                                                                                     |
| Number of Logic Elements/Cells | 192000                                                                                                                                                                |
| Total RAM Bits                 | 13619200                                                                                                                                                              |
| Number of I/O                  | 300                                                                                                                                                                   |
| Number of Gates                | -                                                                                                                                                                     |
| Voltage - Supply               | 0.97V ~ 1.08V                                                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                    |
| Package / Case                 | 536-LFBGA, CSPBGA                                                                                                                                                     |
| Supplier Device Package        | 536-CSPBGA (16x16)                                                                                                                                                    |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf200tl-fcsg536i">https://www.e-xfl.com/product-detail/microchip-technology/mpf200tl-fcsg536i</a> |

|        |                                                           |    |
|--------|-----------------------------------------------------------|----|
| 7.3.2  | SRAM Blocks .....                                         | 41 |
| 7.4    | Transceiver Switching Characteristics .....               | 42 |
| 7.4.1  | Transceiver Performance .....                             | 42 |
| 7.4.2  | Transceiver Reference Clock Performance .....             | 42 |
| 7.4.3  | Transceiver Reference Clock I/O Standards .....           | 43 |
| 7.4.4  | Transceiver Interface Performance .....                   | 44 |
| 7.4.5  | Transmitter Performance .....                             | 44 |
| 7.4.6  | Receiver Performance .....                                | 47 |
| 7.5    | Transceiver Protocol Characteristics .....                | 48 |
| 7.5.1  | PCI Express .....                                         | 48 |
| 7.5.2  | Interlaken .....                                          | 49 |
| 7.5.3  | 10GbE (10GBASE-R, and 10GBASE-KR) .....                   | 49 |
| 7.5.4  | 1GbE (1000BASE-T) .....                                   | 50 |
| 7.5.5  | SGMII and QSGMII .....                                    | 50 |
| 7.5.6  | SDI .....                                                 | 50 |
| 7.5.7  | CPRI .....                                                | 51 |
| 7.5.8  | JESD204B .....                                            | 51 |
| 7.6    | Non-Volatile Characteristics .....                        | 51 |
| 7.6.1  | FPGA Programming Cycle and Retention .....                | 52 |
| 7.6.2  | FPGA Programming Time .....                               | 52 |
| 7.6.3  | FPGA Bitstream Sizes .....                                | 53 |
| 7.6.4  | Digest Cycles .....                                       | 53 |
| 7.6.5  | Digest Time .....                                         | 54 |
| 7.6.6  | Zeroization Time .....                                    | 55 |
| 7.6.7  | Verify Time .....                                         | 57 |
| 7.6.8  | Authentication Time .....                                 | 58 |
| 7.6.9  | Secure NVM Performance .....                              | 58 |
| 7.6.10 | Secure NVM Programming Cycles .....                       | 59 |
| 7.7    | System Services .....                                     | 59 |
| 7.7.1  | System Services Throughput Characteristics .....          | 59 |
| 7.8    | Fabric Macros .....                                       | 60 |
| 7.8.1  | UJTAG Switching Characteristics .....                     | 60 |
| 7.8.2  | UJTAG_SEC Switching Characteristics .....                 | 61 |
| 7.8.3  | USPI Switching Characteristics .....                      | 62 |
| 7.8.4  | Tamper Detectors .....                                    | 62 |
| 7.8.5  | System Controller Suspend Switching Characteristics ..... | 64 |
| 7.8.6  | Dynamic Reconfiguration Interface .....                   | 64 |
| 7.9    | Power-Up to Functional Timing .....                       | 64 |
| 7.9.1  | Power-On (Cold) Reset Initialization Sequence .....       | 64 |
| 7.9.2  | Warm Reset Initialization Sequence .....                  | 65 |
| 7.9.3  | Power-On Reset Voltages .....                             | 66 |

### 3 References

---

The following documents are recommended references. For more information about PolarFire static and dynamic power data, see the [PolarFire Power Estimator Spreadsheet](#).

- [PO0137](#): PolarFire FPGA Product Overview
- [ER0217](#): PolarFire FPGA Pre-Production Device Errata
- [UG0722](#): PolarFire FPGA Packaging and Pin Descriptions Users Guide
- [UG0726](#): PolarFire FPGA Board Design User Guide
- [UG0686](#): PolarFire FPGA User I/O User Guide
- [UG0680](#): PolarFire FPGA Fabric User Guide
- [UG0714](#): PolarFire FPGA Programming User Guide
- [UG0684](#): PolarFire FPGA Clocking Resources User Guide
- [UG0687](#): PolarFire FPGA 1G Ethernet Solutions User Guide
- [UG0727](#): PolarFire FPGA 10G Ethernet Solutions User Guide
- [UG0748](#): PolarFire FPGA Low Power User Guide
- [UG0676](#): PolarFire FPGA DDR Memory Controller User Guide
- [UG0743](#): PolarFire FPGA Debugging User Guide
- [UG0725](#): PolarFire FPGA Device Power-Up and Resets User Guide
- [UG0677](#): PolarFire FPGA Transceiver User Guide
- [UG0685](#): PolarFire FPGA PCI Express User Guide
- [UG0753](#): PolarFire FPGA Security User Guide
- [UG0752](#): PolarFire FPGA Power Estimator User Guide

## 6 DC Characteristics

This section lists the DC characteristics of the PolarFire FPGA device.

### 6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire devices.

**Table 3 • Absolute Maximum Rating**

| Parameter                                                | Symbol                             | Min  | Max  | Unit |
|----------------------------------------------------------|------------------------------------|------|------|------|
| FPGA core power supply                                   | V <sub>DD</sub>                    | −0.5 | 1.13 | V    |
| Transceiver Tx and Rx lanes supply                       | V <sub>DDA</sub>                   | −0.5 | 1.13 | V    |
| Programming and HSIO receiver supply                     | V <sub>DD18</sub>                  | −0.5 | 2.0  | V    |
| FPGA core and FPGA PLL high-voltage supply               | V <sub>DD25</sub>                  | −0.5 | 2.7  | V    |
| Transceiver PLL high-voltage supply                      | V <sub>DDA25</sub>                 | −0.5 | 2.7  | V    |
| Transceiver reference clock supply                       | V <sub>DD_XCVR_CLK</sub>           | −0.5 | 3.6  | V    |
| Global V <sub>REF</sub> for transceiver reference clocks | XCVR <sub>VREF</sub>               | −0.5 | 3.6  | V    |
| HSIO DC I/O supply <sup>2</sup>                          | V <sub>DDIx</sub>                  | −0.5 | 2.0  | V    |
| GPIO DC I/O supply <sup>2</sup>                          | V <sub>DDIx</sub>                  | −0.5 | 3.6  | V    |
| Dedicated I/O DC supply for JTAG and SPI                 | V <sub>DDI3</sub>                  | −0.5 | 3.6  | V    |
| GPIO auxiliary power supply for I/O bank x <sup>2</sup>  | V <sub>DDAUXx</sub>                | −0.5 | 3.6  | V    |
| Maximum DC input voltage on GPIO                         | V <sub>IN</sub>                    | −0.5 | 3.8  | V    |
| Maximum DC input voltage on HSIO                         | V <sub>IN</sub>                    | −0.5 | 2.2  | V    |
| Transceiver Receiver absolute input voltage              | Transceiver V <sub>IN</sub>        | −0.5 | 1.26 | V    |
| Transceiver Reference clock absolute input voltage       | Transceiver REFCLK V <sub>IN</sub> | −0.5 | 3.6  | V    |
| Storage temperature (ambient) <sup>1</sup>               | T <sub>STG</sub>                   | −65  | 150  | °C   |
| Junction temperature <sup>1</sup>                        | T <sub>J</sub>                     | −55  | 135  | °C   |
| Maximum soldering temperature RoHS                       | T <sub>SOLROHS</sub>               |      | 260  | °C   |
| Maximum soldering temperature leaded                     | T <sub>SOLPB</sub>                 |      | 220  | °C   |

1. See [FPGA Programming Cycles vs Retention Characteristics](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V<sub>DDIx</sub> and V<sub>DDAUXx</sub>.

### 6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

**Table 4 • Recommended Operating Conditions**

| Parameter                                                                                                       | Symbol           | Min  | Typ  | Max  | Unit |
|-----------------------------------------------------------------------------------------------------------------|------------------|------|------|------|------|
| FPGA core supply at 1.0 V mode <sup>1</sup>                                                                     | V <sub>DD</sub>  | 0.97 | 1.00 | 1.03 | V    |
| FPGA core supply at 1.05 V mode <sup>1</sup>                                                                    | V <sub>DD</sub>  | 1.02 | 1.05 | 1.08 | V    |
| Transceiver TX and RX lanes supply at 1.0 V mode<br>(when all lane rates are 10.3125 Gbps or less) <sup>1</sup> | V <sub>DDA</sub> | 0.97 | 1.00 | 1.03 | V    |

### 6.2.2.1 Power-Supply Ramp Times

The following table shows the allowable power-up ramp times. Times shown correspond to the ramp of the supply from 0 V to the minimum recommended voltage as specified in the section [Recommended Operating Conditions](#) (see page 6). All supplies must rise and fall monotonically.

**Table 10 • Power-Supply Ramp Times**

| Parameter                                                | Symbol                     | Min | Max | Unit |
|----------------------------------------------------------|----------------------------|-----|-----|------|
| FPGA core supply                                         | V <sub>DD</sub>            | 0.2 | 50  | ms   |
| Transceiver core supply                                  | V <sub>DDA</sub>           | 0.2 | 50  | ms   |
| Must connect to 1.8 V supply                             | V <sub>DD18</sub>          | 0.2 | 50  | ms   |
| Must connect to 2.5 V supply                             | V <sub>DD25</sub>          | 0.2 | 50  | ms   |
| Must connect to 2.5 V supply                             | V <sub>DDA25</sub>         | 0.2 | 50  | ms   |
| HSIO bank I/O power supplies                             | V <sub>DDI</sub> [0,1,6,7] | 0.2 | 50  | ms   |
| GPIO bank I/O power supplies                             | V <sub>DDI</sub> [2,4,5]   | 0.2 | 50  | ms   |
| Bank 3 dedicated I/O buffers (GPIO)                      | V <sub>DDI3</sub>          | 0.2 | 50  | ms   |
| GPIO bank auxiliary power supplies                       | V <sub>DDAUX</sub> [2,4,5] | 0.2 | 50  | ms   |
| Transceiver reference clock supply                       | V <sub>DD_XCVR_CLK</sub>   | 0.2 | 50  | ms   |
| Global V <sub>REF</sub> for transceiver reference clocks | XCVR <sub>VREF</sub>       | 0.2 | 50  | ms   |

**Note:** For proper operation of programming recovery mode, if a VDD supply brownout occurs during programming, a minimum supply ramp down time for only the VDD supply is recommended to be 10 ms or longer by using a programmable regulator or on-board capacitors.

### 6.2.2.2 Hot Socketing

The following table lists the hot-socketing DC characteristics over recommended operating conditions.

**Table 11 • Hot Socketing DC Characteristics over Recommended Operating Conditions**

| Parameter                                                                            | Symbol                 | Min | Typ | Max | Unit | Condition                               |
|--------------------------------------------------------------------------------------|------------------------|-----|-----|-----|------|-----------------------------------------|
| Current per transceiver Rx input pin (P or N single-ended) <sup>1, 2</sup>           | XCVR <sub>RX_HS</sub>  |     |     | ±4  | mA   | V <sub>DDA</sub> = 0 V                  |
| Current per transceiver Tx output pin (P or N single-ended) <sup>3</sup>             | XCVR <sub>TX_HS</sub>  |     |     | ±10 | mA   | V <sub>DDA</sub> = 0 V                  |
| Current per transceiver reference clock input pin (P or N single-ended) <sup>4</sup> | XCVR <sub>REF_HS</sub> |     |     | ±1  | mA   | V <sub>DD_XCVR_CLK</sub> = 0 V          |
| Current per GPIO pin (P or N single-ended) <sup>5</sup>                              | I <sub>GPIO_HS</sub>   |     |     | ±1  | mA   | V <sub>DDI<sub>X</sub></sub> = 0 V      |
| Current per HSIO pin (P or N single-ended)                                           |                        |     |     |     |      | Hot socketing is not supported in HSIO. |

1. Assumes that the device is powered-down, all supplies are grounded, AC-coupled interface, and input pin pairs are driven by a CML driver at the maximum amplitude (1 V pk–pk) that is toggling at any rate with PRBS7 data.
2. Each P and N transceiver input has less than the specified maximum input current.
3. Each P and N transceiver output is connected to a 40 Ω resistor (50 Ω CML termination – 20% tolerance) to the maximum allowed output voltage (V<sub>DDAmax</sub> + 0.3 V = 1.4 V) through an AC-coupling capacitor with all PolarFire device supplies grounded. This shows the current for a worst-case DC coupled interface. As an AC-coupled interface, the output signal will settle at ground and no hot socket current will be seen.
4. V<sub>DD\_XCVR\_CLK</sub> is powered down and the device is driven to –0.3 V < V<sub>IN</sub> < V<sub>DD\_XCVR\_CLK</sub>.
5. V<sub>DDI<sub>X</sub></sub> is powered down and the device is driven to –0.3 V < V<sub>IN</sub> < GPIO V<sub>DDI<sub>max</sub></sub>.

| I/O Standard            | Bank Type | VICM_RANGE Libero Setting | V <sub>ICM</sub> <sup>1,3</sup> Min (V) | V <sub>ICM</sub> <sup>1,3</sup> Typ (V) | V <sub>ICM</sub> <sup>1,3</sup> Max (V) | V <sub>ID</sub> <sup>2</sup> Min (V) | V <sub>ID</sub> Typ (V) | V <sub>ID</sub> Max (V) |
|-------------------------|-----------|---------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|--------------------------------------|-------------------------|-------------------------|
| LVDS18                  | HSIO      | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Mid (default)             | 0.6                                     | 1.25                                    | 1.65                                    | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS33                 | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS18                 | HSIO      | Mid (default)             | 0.6                                     | 1.25                                    | 1.65                                    | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| LCMDS25                 | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.35                    | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| RSDS33                  | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| RSDS25                  | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| RSDS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                                     | 1.25                                    | 1.65                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| MINILVDS33              | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.3                     | 0.6                     |
| MINILVDS25              | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.3                     | 0.6                     |
| MINILVDS18 <sup>5</sup> | HSIO      | Mid (default)             | 0.6                                     | 1.25                                    | 1.65                                    | 0.1                                  | 0.3                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.3                     | 0.6                     |
| SUBLVDS33               | GPIO      | Mid (default)             | 0.6                                     | 0.9                                     | 2.35                                    | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.15                    | 0.3                     |
| SUBLVDS25               | GPIO      | Mid (default)             | 0.6                                     | 0.9                                     | 2.35                                    | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.15                    | 0.3                     |
| SUBLVDS18 <sup>5</sup>  | HSIO      | Mid (default)             | 0.6                                     | 0.9                                     | 1.65                                    | 0.1                                  | 0.15                    | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.15                    | 0.3                     |
| PPDS33                  | GPIO      | Mid (default)             | 0.6                                     | 0.8                                     | 2.35                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| PPDS25                  | GPIO      | Mid (default)             | 0.6                                     | 0.8                                     | 2.35                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| PPDS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                                     | 0.8                                     | 1.65                                    | 0.1                                  | 0.2                     | 0.6                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.6                     |
| SLVS33 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.2                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.3                     |
| SLVS25 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.2                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.3                     |
| SLVS18 <sup>5</sup>     | HSIO      | Mid (default)             | 0.6                                     | 1.00                                    | 1.65                                    | 0.1                                  | 0.2                     | 0.3                     |
|                         |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.2                     | 0.3                     |
| HCSL33 <sup>6</sup>     | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.55                    | 1.1                     |
|                         |           | Low                       | 0.05                                    | 0.35                                    | 0.8                                     | 0.1                                  | 0.55                    | 1.1                     |

## 7 AC Switching Characteristics

This section contains the AC switching characteristics of the PolarFire FPGA device.

### 7.1 I/O Standards Specifications

This section describes I/O delay measurement methodology, buffer speed, switching characteristics, digital latency, gearing training calibration, and maximum physical interface (PHY) rate for memory interface IP.

#### 7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP

The following table provides information about the methodology for input delay measurement.

**Table 22 • Input Delay Measurement Methodology**

| Standard  | Description             | $V_L^1$          | $V_H^1$          | $V_{ID}^2$ | $V_{ICM}^2$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------|-------------------------|------------------|------------------|------------|-------------|------------------|-----------------|------|
| PCI       | PCIE 3.3 V              | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVTTTL33  | LVTTTL 3.3 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS33  | LVCNOS 3.3 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS25  | LVCNOS 2.5 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS18  | LVCNOS 1.8 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS15  | LVCNOS 1.5 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS12  | LVCNOS 1.2 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| SSTL25I   | SSTL 2.5 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 1.25            | V    |
| SSTL25II  | SSTL 2.5 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 1.25            | V    |
| SSTL18I   | SSTL 1.8 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 0.90            | V    |
| SSTL18II  | SSTL 1.8 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 0.90            | V    |
| SSTL15I   | SSTL 1.5 V<br>Class I   | $V_{REF} - .175$ | $V_{REF} + .175$ |            |             | $V_{REF}$        | 0.75            | V    |
| SSTL15II  | SSTL 1.5 V<br>Class II  | $V_{REF} - .175$ | $V_{REF} + .175$ |            |             | $V_{REF}$        | 0.75            | V    |
| SSTL135I  | SSTL 1.35 V<br>Class I  | $V_{REF} - .16$  | $V_{REF} + .16$  |            |             | $V_{REF}$        | 0.675           | V    |
| SSTL135II | SSTL 1.35 V<br>Class II | $V_{REF} - .16$  | $V_{REF} + .16$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL15I   | HSTL 1.5 V<br>Class I   | $V_{REF} - .5$   | $V_{REF} + .5$   |            |             | $V_{REF}$        | 0.75            | V    |
| HSTL15II  | HSTL 1.5 V<br>Class II  | $V_{REF} - .5$   | $V_{REF} + .5$   |            |             | $V_{REF}$        | 0.75            | V    |
| HSTL135I  | HSTL 1.35 V<br>Class I  | $V_{REF} - 0.45$ | $V_{REF} + .45$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL135II | HSTL 1.35 V<br>Class II | $V_{REF} - .45$  | $V_{REF} + .45$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL12    | HSTL 1.2 V              | $V_{REF} - .4$   | $V_{REF} + .4$   |            |             | $V_{REF}$        | 0.60            | V    |

| Standard              | Description                                    | $V_L^1$          | $V_H^1$          | $V_{ID}^2$ | $V_{ICM}^2$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------------------|------------------------------------------------|------------------|------------------|------------|-------------|------------------|-----------------|------|
| SLVS25                | SLVS 2.5 V                                     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.200       | 0                |                 | V    |
| SLVS18                | SLVS 1.8 V                                     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.200       | 0                |                 | V    |
| HCSL33                | High-speed current steering logic (HCSL) 3.3 V | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.350       | 0                |                 | V    |
| HCSL25                | HCSL 2.5 V                                     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.350       | 0                |                 | V    |
| HCSL18                | HCSL 1.8 V                                     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.350       | 0                |                 | V    |
| BLVDSE25 <sup>6</sup> | Bus LVDS 2.5 V                                 | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.250       | 0                |                 | V    |
| MLVDSE25 <sup>6</sup> | Multipoint LVDS 2.5 V                          | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.250       | 0                |                 | V    |
| LVPECL33              | Low-voltage positive emitter coupled logic     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.650       | 0                |                 | V    |
| LVPECL33 <sup>6</sup> | Low-voltage positive emitter coupled logic     | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.650       | 0                |                 | V    |
| SSTL25I               | Differential SSTL 2.5 V Class I                | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.250       | 0                |                 | V    |
| SSTL25II              | Differential SSTL 2.5 V Class II               | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 1.250       | 0                |                 | V    |
| SSTL18I               | Differential SSTL 1.8 V Class I                | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.900       | 0                |                 | V    |
| SSTL18II              | Differential SSTL 1.8 V Class II               | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.900       | 0                |                 | V    |
| SSTL15                | Differential SSTL 1.5 V Class I                | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.750       | 0                |                 | V    |
| SSTL135               | Differential SSTL 1.5 V Class II               | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.750       | 0                |                 | V    |
| HSTL15I               | Differential HSTL 1.5 V Class I                | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.750       | 0                |                 | V    |
| HSTL15II              | Differential HSTL 1.5 V Class II               | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.750       | 0                |                 | V    |
| HSTL135I              | Differential HSTL 1.35 V Class I               | $V_{ICM} - .125$ | $V_{ICM} + .125$ | 0.250      | 0.675       | 0                |                 | V    |



## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

| Parameter        | Interface Name | Topology | STD Min | STD Typ | STD Max | –1 Min | –1 Typ | –1 Max | Unit | Clock-to-Data Condition              |
|------------------|----------------|----------|---------|---------|---------|--------|--------|--------|------|--------------------------------------|
| F <sub>MAX</sub> | RX_SDR_G_A     | Rx SDR   |         |         |         |        |        |        | MHz  | From a global clock source, aligned  |
| F <sub>MAX</sub> | RX_SDR_L_A     | Rx SDR   |         |         |         |        |        |        | MHz  | From a lane clock source, aligned    |
| F <sub>MAX</sub> | RX_SDR_G_C     | Rx SDR   |         |         |         |        |        |        | MHz  | From a global clock source, centered |
| F <sub>MAX</sub> | RX_SDR_L_C     | Rx SDR   |         |         |         |        |        |        | MHz  | From a lane clock source, centered   |

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

| Parameter            | Interface Name | Topology            | STD Min | STD Typ | STD Max | –1 Min | –1 Typ | –1 Max | Unit | Clock-to-Data Condition                |
|----------------------|----------------|---------------------|---------|---------|---------|--------|--------|--------|------|----------------------------------------|
| F <sub>MAX</sub>     | RX_DDR_G_A     | Rx DDR              |         | 335     |         |        | 335    | MHz    | MHz  | From a global clock source, aligned    |
| F <sub>MAX</sub>     | RX_DDR_L_A     | Rx DDR              |         | 250     |         |        | 250    |        | MHz  | From a lane clock source, aligned      |
| F <sub>MAX</sub>     | RX_DDR_G_C     | Rx DDR              |         | 335     |         |        | 335    |        | MHz  | From a global clock source, centered   |
| F <sub>MAX</sub>     | RX_DDR_L_C     | Rx DDR              |         | 250     |         |        | 250    |        | MHz  | From a lane clock source, centered     |
| F <sub>MAX</sub> 2:1 | RX_DDRX_B_A    | Rx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, aligned |

| Parameter            | Interface Name | Topology                  | STD<br>Min | STD<br>Typ | STD<br>Max | -1<br>Min | -1<br>Typ | -1<br>Max | Unit | Clock-to-Data<br>Condition                          |
|----------------------|----------------|---------------------------|------------|------------|------------|-----------|-----------|-----------|------|-----------------------------------------------------|
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |

### 7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

**Table 43 • LSRAM Performance Industrial Temperature Range (–40 °C to 100 °C)**

| Parameter           | V <sub>DD</sub> =<br>1.0 V – STD | V <sub>DD</sub> =<br>1.0 V – 1 | V <sub>DD</sub> =<br>1.05 V – STD | V <sub>DD</sub> =<br>1.05 V – 1 | Unit | Condition                                                                            |
|---------------------|----------------------------------|--------------------------------|-----------------------------------|---------------------------------|------|--------------------------------------------------------------------------------------|
| Operating frequency | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port, all supported widths, pipelined, simple-write, and write-feed-through      |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through  |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Dual-port, all supported widths, pipelined, simple-write, and write-feed-through     |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through         |
|                     | 279                              | 295                            | 279                               | 295                             | MHz  | Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through     |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through     |
|                     | 196                              | 285                            | 196                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, pipelined, and read-before-write                     |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, non-pipelined, and read-before-write                 |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, non-pipelined, and read-before-write                |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, pipelined, and read-before-write                        |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port non-pipelined ECC mode, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, non-pipelined, and read-before-write                    |
|                     | 193                              | 285                            | 193                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, and read-before-write                |

**Table 44 •  $\mu$ SRAM Performance**

| Parameter           | Symbol    | $V_{DD} = 1.0\text{ V} - \text{STD}$ | $V_{DD} = 1.0\text{ V} - 1$ | $V_{DD} = 1.05\text{ V} - \text{STD}$ | $V_{DD} = 1.05\text{ V} - 1$ | Unit | Condition  |
|---------------------|-----------|--------------------------------------|-----------------------------|---------------------------------------|------------------------------|------|------------|
| Operating frequency | $F_{MAX}$ | 400                                  | 415                         | 450                                   | 480                          | MHz  | Write-port |
| Read access time    | $T_{ac}$  |                                      | 2                           |                                       | 2                            | ns   | Read-port  |

**Table 45 •  $\mu$ PROM Performance**

| Parameter        | Symbol   | $V_{DD} = 1.0\text{ V} - \text{STD}$ | $V_{DD} = 1.0\text{ V} - 1$ | $V_{DD} = 1.05\text{ V} - \text{STD}$ | $V_{DD} = 1.05\text{ V} - 1$ | Unit |
|------------------|----------|--------------------------------------|-----------------------------|---------------------------------------|------------------------------|------|
| Read access time | $T_{ac}$ | 10                                   | 10                          | 10                                    | 10                           | ns   |

## 7.4 Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

### 7.4.1 Transceiver Performance

The following table describes transceiver performance.

**Table 46 • PolarFire Transceiver and TXPLL Performance**

| Parameter                                 | Symbol          | STD Min | STD Typ | STD Max | -1 Min | -1 Typ | -1 Max  | Unit |
|-------------------------------------------|-----------------|---------|---------|---------|--------|--------|---------|------|
| Tx data rate <sup>1,2</sup>               | $F_{TXRate}$    | 0.25    |         | 10.3125 | 0.25   |        | 12.7    | Gbps |
| Tx OOB (serializer bypass) data rate      | $F_{TXRateOOB}$ | DC      |         | 1.5     | DC     |        | 1.5     | Gbps |
| Rx data rate when AC coupled <sup>2</sup> | $F_{RxRateAC}$  | 0.25    |         | 10.3125 | 0.25   |        | 12.7    | Gbps |
| Rx data rate when DC coupled              | $F_{RxRateDC}$  | 0.25    |         | 3.2     | 0.25   |        | 3.2     | Gbps |
| Rx OOB (deserializer bypass) data rate    | $F_{TXRateOOB}$ | DC      |         | 1.25    | DC     |        | 1.25    | Gbps |
| TXPLL output frequency <sup>3</sup>       | $F_{TXPLL}$     | 1.6     |         | 6.35    | 1.6    |        | 6.35    | GHz  |
| Rx CDR mode                               | $F_{RXCDR}$     | 0.25    |         | 10.3125 | 0.25   |        | 10.3125 | Gbps |
| Rx DFE mode <sup>2</sup>                  | $F_{RXDFE}$     | 3.0     |         | 10.3125 | 3.0    |        | 12.7    | Gbps |
| Rx Eye Monitor mode <sup>2</sup>          | $F_{RXEyeMon}$  | 3.0     |         | 10.3125 | 3.0    |        | 12.7    | Gbps |

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions](#) (see page 6).
3. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

### 7.4.2 Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

**Table 47 • PolarFire Transceiver Reference Clock AC Requirements**

| Parameter                                 | Symbol         | STD Min | STD Typ | STD Max | -1 Min | -1 Typ | -1 Max | Unit |
|-------------------------------------------|----------------|---------|---------|---------|--------|--------|--------|------|
| Reference clock input rate <sup>1,2</sup> | $F_{TXREFCLK}$ | 20      |         | 800     | 20     |        | 800    | MHz  |

Table 52 • PolarFire Transceiver Transmitter Characteristics

| Parameter                                          | Symbol                   | Min                          | Typ                           | Max                          | Unit       | Condition                                           |
|----------------------------------------------------|--------------------------|------------------------------|-------------------------------|------------------------------|------------|-----------------------------------------------------|
| Differential termination                           | $V_{\text{TERM}}$        |                              | 85                            |                              | $\Omega$   |                                                     |
|                                                    | $V_{\text{TERM}}$        |                              | 100                           |                              | $\Omega$   |                                                     |
|                                                    | $V_{\text{TERM}}$        |                              | 150                           |                              | $\Omega$   |                                                     |
| Common mode voltage <sup>1</sup>                   | $V_{\text{OCM}}$         | $0.44 \times V_{\text{DDA}}$ | $0.525 \times V_{\text{DDA}}$ | $0.59 \times V_{\text{DDA}}$ | V          | DC coupled 50% setting                              |
|                                                    | $V_{\text{OCM}}$         | $0.52 \times V_{\text{DDA}}$ | $0.6 \times V_{\text{DDA}}$   | $0.66 \times V_{\text{DDA}}$ | V          | DC coupled 60% setting                              |
|                                                    | $V_{\text{OCM}}$         | $0.61 \times V_{\text{DDA}}$ | $0.7 \times V_{\text{DDA}}$   | $0.75 \times V_{\text{DDA}}$ | V          | DC coupled 70% setting                              |
|                                                    | $V_{\text{OCM}}$         | $0.63 \times V_{\text{DDA}}$ | $0.8 \times V_{\text{DDA}}$   | $0.83 \times V_{\text{DDA}}$ | V          | DC coupled 80% setting                              |
| Rise time <sup>2</sup>                             | $T_{\text{TXRF}}$        | 41                           |                               | 70                           | ps         | 20% to 80%                                          |
| Fall time <sup>2</sup>                             |                          | 41                           |                               | 70                           | ps         | 80% to 20%                                          |
| Differential peak-to-peak amplitude                | $V_{\text{ODPP}}$        |                              | 1040                          |                              | mV         | 1000 mV setting                                     |
|                                                    | $V_{\text{ODPP}}$        |                              | 840                           |                              | mV         | 800 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 630                           |                              | mV         | 600 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 620                           |                              | mV         | 500 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 530                           |                              | mV         | 400 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 360                           |                              | mV         | 300 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 240                           |                              | mV         | 200 mV setting                                      |
|                                                    | $V_{\text{ODPP}}$        |                              | 160                           |                              | mV         | 100 mV setting                                      |
| Transmit lane P to N skew <sup>3</sup>             | $T_{\text{OSKEW}}$       |                              | 8                             | 15                           | ps         |                                                     |
| Lane to lane transmit skew <sup>4</sup>            | $T_{\text{LLSKEW}}$      |                              |                               | 75                           | ps         | Single PLL                                          |
|                                                    |                          |                              |                               |                              | ps         | Multiple PLL                                        |
| Electrical idle transition entry time <sup>7</sup> | $T_{\text{TxElTrEntry}}$ |                              |                               |                              | ns         |                                                     |
| Electrical idle transition exit time <sup>7</sup>  | $T_{\text{TxElTrExit}}$  |                              |                               |                              | ns         |                                                     |
| Electrical idle amplitude                          | $V_{\text{TxElpp}}$      |                              |                               |                              | mV         |                                                     |
| TXPLL lock time                                    | $T_{\text{TXLock}}$      |                              |                               | 1600                         | PFD cycles |                                                     |
| Digital PLL lock time <sup>8</sup>                 | $T_{\text{DPLLlock}}$    |                              |                               |                              | REFCLK UIs |                                                     |
| Total jitter <sup>5,6</sup>                        | $T_{\text{J}}$           |                              |                               |                              | UI         | Data rate $\geq 8.5$ Gbps to 12.7 Gbps <sup>9</sup> |
| Deterministic jitter <sup>5,6</sup>                | $T_{\text{DJ}}$          |                              |                               |                              | UI         | (Tx $V_{\text{CO}}$ rate 4.25 GHz to 6.35 GHz)      |
| Total jitter <sup>5,6</sup>                        | $T_{\text{J}}$           |                              |                               | 0.28                         | UI         | Data rate $\geq 3.2$ Gbps to 8.5 Gbps               |
| Deterministic jitter <sup>5,6</sup>                | $T_{\text{DJ}}$          |                              |                               | 0.07                         | UI         | (Tx $V_{\text{CO}}$ rate 2.5 GHz to 5.0 GHz)        |
| Total jitter <sup>5,6</sup>                        | $T_{\text{J}}$           |                              |                               | 0.28                         | UI         | Data rate $\geq 1.6$ Gbps to 3.2 Gbps               |
| Deterministic jitter <sup>5,6</sup>                | $T_{\text{DJ}}$          |                              |                               | 0.07                         | UI         | (Tx $V_{\text{CO}}$ rate 2.5 GHz to 5.0 GHz)        |
| Total jitter <sup>5,6</sup>                        | $T_{\text{J}}$           |                              |                               | 0.13                         | UI         | Data rate $\geq 800$ Mbps to 1.6 Gbps               |
| Deterministic jitter <sup>5,6</sup>                | $T_{\text{DJ}}$          |                              |                               | 0.02                         | UI         | (Tx $V_{\text{CO}}$ rate 2.5 GHz to 5.0 GHz)        |
| Total jitter <sup>5,6</sup>                        | $T_{\text{J}}$           |                              |                               | 0.06                         | UI         | Data rate = 250 Mbps to 800 Mbps                    |
| Deterministic jitter <sup>5,6</sup>                | $T_{\text{DJ}}$          |                              |                               | 0.01                         | UI         | (Tx $V_{\text{CO}}$ rate 2.5 GHz to 5.0 GHz)        |

1. Increased DC common mode settings above 50% reduce allowed  $V_{\text{OD}}$  output swing capabilities.
2. Adjustable through transmit emphasis.
3. With estimated package differences.
4. Single PLL applies to all four lanes in the same quad location with the same TxPLL.

| Parameter                                     | Symbol               | Min  | Typ | Max | Unit | Condition                     |
|-----------------------------------------------|----------------------|------|-----|-----|------|-------------------------------|
|                                               |                      | 0.41 |     |     | UI   | >3.2–8.5 Gbps <sup>5</sup>    |
|                                               |                      | 0.41 |     |     | UI   | >1.6 to 3.2 Gbps <sup>5</sup> |
|                                               |                      | 0.41 |     |     | UI   | >0.8 to 1.6 Gbps <sup>5</sup> |
|                                               |                      | 0.41 |     |     | UI   | 250 to 800 Mbps <sup>5</sup>  |
| Total jitter tolerance with stressed eye      | T <sub>TJOLSE</sub>  | 0.65 |     |     | UI   | 3.125 Gbps <sup>5</sup>       |
|                                               |                      | 0.65 |     |     | UI   | 6.25 Gbps <sup>6</sup>        |
|                                               |                      | 0.7  |     |     | UI   | 10.3125 Gbps <sup>6</sup>     |
|                                               |                      |      |     |     | UI   | 12.7 Gbps <sup>6, 10</sup>    |
| Sinusoidal jitter tolerance with stressed eye | T <sub>SJTOLSE</sub> | 0.1  |     |     | UI   | 3.125 Gbps <sup>5</sup>       |
|                                               |                      | 0.05 |     |     | UI   | 6.25 Gbps <sup>6</sup>        |
|                                               |                      | 0.05 |     |     | UI   | 10.3125 Gbps <sup>6</sup>     |
|                                               |                      |      |     |     | UI   | 12.7 Gbps <sup>6, 10</sup>    |
| CTLE DC gain (all stages, max settings)       |                      |      |     | 10  | dB   |                               |
| CTLE AC gain (all stages, max settings)       |                      |      |     | 16  | dB   |                               |
| DFE AC gain (per 5 stages, max settings)      |                      |      |     | 7.5 | dB   |                               |

- Valid at 3.2 Gbps and below.
- Data vs. Rx reference clock frequency.
- Achieves compliance with PCIe electrical idle detection.
- Achieves compliance with SATA OOB specification.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
- Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
- For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
- For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
- Loss of signal detection is valid for input signals that transition at a density ≥1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

### 7.5.1 PCI Express

The following tables describe the PCI express.

**Table 54 • PCI Express Gen1**

| Parameter                 | Data Rate | Min | Max  | Unit |
|---------------------------|-----------|-----|------|------|
| Total transmit jitter     | 2.5 Gbps  |     | 0.25 | UI   |
| Receiver jitter tolerance | 2.5 Gbps  | 0.4 |      | UI   |

**Note:** With add-in card, as specified in PCI Express CEM Rev 2.0.

### 7.6.1 FPGA Programming Cycle and Retention

The following table describes FPGA programming cycle and retention.

**Table 68 • FPGA Programming Cycles vs Retention Characteristics**

| Programming T <sub>i</sub> | Programming Cycles, Max | Retention Years | Retention Years at T <sub>i</sub> |
|----------------------------|-------------------------|-----------------|-----------------------------------|
| 0 °C to 85 °C              | 1000                    | 20              | 85 °C                             |
| 0 °C to 100 °C             | 500                     | 20              | 100 °C                            |
| –20 °C to 100 °C           | 500                     | 20              | 100 °C                            |
| –40 °C to 100 °C           | 500                     | 20              | 100 °C                            |
| –40 °C to 85 °C            | 1000                    | 16              | 100 °C                            |
| –40 °C to 55 °C            | 2000                    | 12              | 100 °C                            |

**Note:** Power supplied to the device must be valid during programming operations such as programming and verify . Programming recovery mode is available only for in-application programming mode and requires an external SPI flash.

### 7.6.2 FPGA Programming Time

The following tables describe FPGA programming time.

**Table 69 • Master SPI Programming Time (IAP)**

| Parameter        | Symbol            | Devices              | Typ | Max | Unit |
|------------------|-------------------|----------------------|-----|-----|------|
| Programming time | T <sub>PROG</sub> | MPF100T, TL, TS, TLS |     |     | s    |
|                  |                   | MPF200T, TL, TS, TLS | 17  | 25  | s    |
|                  |                   | MPF300T, TL, TS, TLS | 26  | 32  | s    |
|                  |                   | MPF500T, TL, TS, TLS |     |     | s    |

**Table 70 • Slave SPI Programming Time**

| Parameter        | Symbol            | Devices              | Typ             | Max | Unit |
|------------------|-------------------|----------------------|-----------------|-----|------|
| Programming time | T <sub>PROG</sub> | MPF100T, TL, TS, TLS |                 |     | s    |
|                  |                   | MPF200T, TL, TS, TLS | 41 <sup>1</sup> |     | s    |
|                  |                   | MPF300T, TL, TS, TLS | 50 <sup>1</sup> | 60  | s    |
|                  |                   | MPF500T, TL, TS, TLS |                 |     | s    |

1. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. Bitstream stored in DDR. DirectC version 4.1.

**Table 71 • JTAG Programming Time**

| Parameter        | Symbol            | Devices                           | Typ | Max | Unit |
|------------------|-------------------|-----------------------------------|-----|-----|------|
| Programming time | T <sub>PROG</sub> | MPF100T, TL, TS, TLS              |     |     | s    |
|                  |                   | MPF200T, TL, TS, TLS              |     | 56  | s    |
|                  |                   | MPF300T, TL, TS, TLS <sup>1</sup> |     | 95  | s    |
|                  |                   | MPF500T, TL, TS, TLS              |     |     | s    |

1. Programmer: FlashPro5 with TCK 10 MHz. PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

### 7.6.3 FPGA Bitstream Sizes

The following table describes FPGA bitstream sizes.

**Table 72 • Initialization Client Sizes**

| Device               | Plaintext | Ciphertext |
|----------------------|-----------|------------|
| MPF100T, TL, TS, TLS |           |            |
| MPF200T, TL, TS, TLS | 2916 KB   | 3006 KB    |
| MPF300T, TL, TS, TLS | 4265 KB   | 4403 KB    |
| MPF500T, TL, TS, TLS |           |            |

**Note:** Worst case initializing all fabric LSRAM, USRAM, and UPROM.

**Table 73 • Bitstream Sizes**

| File | Devices              | FPGA   | Security | SNVM<br>(all pages) | FPGA+<br>SNVM | FPGA+<br>Sec | SNVM+<br>Sec | FPGA+<br>SNVM+<br>Sec |
|------|----------------------|--------|----------|---------------------|---------------|--------------|--------------|-----------------------|
| SPI  | MPF100T, TL, TS, TLS |        |          |                     |               |              |              |                       |
| DAT  | MPF100T, TL, TS, TLS |        |          |                     |               |              |              |                       |
| SPI  | MPF200T, TL, TS, TLS | 5.9 MB | 3.4 KB   | 59.7 KB             | 5.9 MB        | 5.9 MB       | 62.2 KB      | 6.0 MB                |
| DAT  | MPF200T, TL, TS, TLS | 5.9 MB | 7.3 KB   | 61.2 KB             | 6.0 MB        | 5.9 MB       | 66.3 KB      | 6.0 MB                |
| SPI  | MPF300T, TL, TS, TLS | 9.3 MB | 3.5 KB   | 59.7 KB             | 9.6 MB        | 9.5 MB       | 62.2 KB      | 9.6 MB                |
| DAT  | MPF300T, TL, TS, TLS | 9.3 MB | 7.6 KB   | 61.2 KB             | 9.6 MB        | 9.5 MB       | 66.3 KB      | 9.6 MB                |
| SPI  | MPF500T, TL, TS, TLS |        |          |                     |               |              |              |                       |
| DAT  | MPF500T, TL, TS, TLS |        |          |                     |               |              |              |                       |

### 7.6.4 Digest Cycles

Digests verify the integrity of the programmed non-volatile data. Digests are a cryptographic hash of various data areas. Any digest that reports back an error raises the digest tamper flag.


**Table 74 • Maximum Number of Digest Cycles**

| Retention Since Programmed (N = Number Digests During that Time) <sup>1</sup> |                                         |            |            |             |             |             |             |             |      |           |
|-------------------------------------------------------------------------------|-----------------------------------------|------------|------------|-------------|-------------|-------------|-------------|-------------|------|-----------|
| Digest<br>T <sub>i</sub>                                                      | Storage and<br>Operating T <sub>j</sub> | N<br>≤300  | N =<br>500 | N =<br>1000 | N =<br>1500 | N =<br>2000 | N =<br>4000 | N =<br>6000 | Unit | Retention |
| –40 to<br>100                                                                 | –40 to 100                              | 20 ×<br>LF | 17 ×<br>LF | 12 ×<br>LF  | 10 ×<br>LF  | 8 ×<br>LF   | 4 ×<br>LF   | 2 ×<br>LF   | °C   | Years     |
| –40 to<br>100                                                                 | 0 to 100                                | 20 ×<br>LF | 17 ×<br>LF | 12 ×<br>LF  | 10 ×<br>LF  | 8 ×<br>LF   | 4 ×<br>LF   | 2 ×<br>LF   | °C   | Years     |
| –40 to<br>85                                                                  | –40 to 85                               | 20 ×<br>LF | 20 ×<br>LF | 20 ×<br>LF  | 20 ×<br>LF  | 16 ×<br>LF  | 8 ×<br>LF   | 4 ×<br>LF   | °C   | Years     |
| –40 to<br>55                                                                  | –40 to 55                               | 20 ×<br>LF | 20 ×<br>LF | 20 ×<br>LF  | 20 ×<br>LF  | 20 ×<br>LF  | 20 ×<br>LF  | 20 ×<br>LF  | °C   | Years     |

1. LF = Lifetime factor as defined by the number of programming cycles the device has seen under the conditions listed in the following table.



Figure 5 • Cold Reset Timing

**Notes:**

- The previous diagram shows the case where VDDI/VDDAUX of I/O banks are powered either before or sufficiently soon after VDD/VDD18/VDD25 that the I/O bank enable time is measured from the assertion time of VDD/VDD18/VDD25 (that is, the PUFT specification). If VDDI/VDDAUX of I/O banks are powered sufficiently after VDD/VDD18/VDD25, then the I/O bank enable time is measured from the assertion of VDDI/VDDAUX and is not specified by the PUFT specification. In this case, I/O operation is indicated by the assertion of BANK\_i\_VDDI\_STATUS, rather than being measured relative to FABRIC\_POR\_N negation.
- AUTOCALIB\_DONE assertion indicates the completion of calibration for any I/O banks specified by the user for auto-calibration. AUTOCALIB\_DONE asserts independently of DEVICE\_INIT\_DONE. It may assert before or after DEVICE\_INIT\_DONE and is determined by the following:
  - How long after VDD/VDD18/VDD25 that VDDI/VDDAUX are powered on. Note that if any of the user-specified I/O banks are not powered on within the auto-calibration timeout window, then AUTOCALIB\_DONE doesn't assert until after this timeout.
  - The specified ramp times of VDDI of each I/O bank designated for auto-calibration.
  - How much auto-initialization is to be performed for the PCIe, SERDES transceivers, and fabric LSRAMs.
- If any of the I/O banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it will be approximately auto-calibrated whenever VDDI/VDDAUX is subsequently powered on. To obtain an accurate calibration however, on such IO banks, it is necessary to initiate a re-calibration (using CALIB\_START from fabric).
- AVM\_ACTIVE only asserts if avionics mode is being used. It is asserted when the later of DEVICE\_INIT\_DONE or AUTOCALIB\_DONE assert.

**7.9.2****Warm Reset Initialization Sequence**

The following warm reset timing diagram shows the initialization sequencing of the device when either DEVRST\_N or TAMPER\_RESET\_DEVICE signals are asserted.

**Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization**

| Parameter     | Symbol            | Min | Typ | Max | Unit | Condition |
|---------------|-------------------|-----|-----|-----|------|-----------|
| SCK frequency | F <sub>MSCK</sub> |     |     | 40  | MHz  |           |

**Table 108 • SPI Slave Mode (PolarFire Slave)**

| Parameter     | Symbol            | Min | Typ | Max | Unit | Condition |
|---------------|-------------------|-----|-----|-----|------|-----------|
| SCK frequency | F <sub>SSCK</sub> |     |     | 80  | MHz  |           |

### 7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

**Table 109 • SmartDebug Probe Performance Characteristics**

| Parameter                         | Symbol                 | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V – 1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V – 1 | Unit |
|-----------------------------------|------------------------|--------------------------------|--------------------------------|---------------------------------|---------------------------------|------|
| Maximum frequency of probe signal | F <sub>MAX</sub>       | 100                            | 100                            | 100                             | 100                             | MHz  |
| Minimum delay of probe signal     | T <sub>Min_delay</sub> | 13                             | 12                             | 13                              | 12                              | ns   |
| Maximum delay of probe signal     | T <sub>Max_delay</sub> | 13                             | 12                             | 13                              | 12                              | ns   |

### 7.10.4 DEVRST\_N Switching Characteristics

The following table describes characteristics of DEVRST\_N switching.

**Table 110 • DEVRST\_N Electrical Characteristics**

| Parameter               | Symbol                 | Min  | Typ | Max | Unit | Condition                                                                  |
|-------------------------|------------------------|------|-----|-----|------|----------------------------------------------------------------------------|
| DEVRST_N ramp rate      | DR <sub>RAMP</sub>     |      | 10  |     | μs   | It must be a normal clean digital signal, with typical rise and fall times |
| DEVRST_N assert time    | DR <sub>ASSERT</sub>   | 1    |     |     | μs   | The minimum time for DEVRST_N assertion to be recognized                   |
| DEVRST_N de-assert time | DR <sub>DEASSERT</sub> | 2.75 |     |     | ms   | The minimum time DEVRST_N needs to be de-asserted before assertion         |

### 7.10.5 FF\_EXIT Switching Characteristics

The following table describes characteristics of FF\_EXIT switching.

**Table 111 • FF\_EXIT Electrical Characteristics**

| Parameter                        | Symbol                 | Min | Typ | Max | Unit | Condition                                                           |
|----------------------------------|------------------------|-----|-----|-----|------|---------------------------------------------------------------------|
| FF_EXIT_N ramp rate              | FF <sub>RAMP</sub>     |     | 10  |     | μs   |                                                                     |
| Minimum FF_EXIT_N assert time    | FF <sub>ASSERT</sub>   | 1   |     |     | μs   | The minimum time for FF_EXIT_N to be recognized                     |
| Minimum FF_EXIT_N de-assert time | FF <sub>DEASSERT</sub> | 170 |     |     | μs   | The minimum time FF_EXIT_N needs to be de-asserted before assertion |

|                                    |      |          |      |
|------------------------------------|------|----------|------|
| ECDSA SigVer,<br>P-384/SHA-384     | 1024 | 6421841  | 5759 |
|                                    | 8K   | 6273510  | 5759 |
| Key Agreement (KAS), P-384         |      | 5039125  | 6514 |
| Point Multiply, P-256 <sup>1</sup> |      | 5176923  | 4482 |
| Point Multiply, P-384 <sup>1</sup> |      | 12043199 | 5319 |
| Point Multiply, P-521 <sup>1</sup> |      | 26887187 | 6698 |
| Point Addition, P-384              |      | 3018067  | 5779 |
| KeyGen (PKG), P-384                |      | 12055368 | 6908 |
| Point Verification, P-384          |      | 5091     | 3049 |

1. With DPA counter measures.

**Table 120 • IFC (RSA)**

| Modes                                                        | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|--------------------------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| Encrypt, RSA-2048, e=65537                                   | 2048                | 436972                                   | 8,972                         |
| Encrypt, RSA-3072, e=65537                                   | 3072                | 962162                                   | 12,583                        |
| Decrypt, RSA-2048 <sup>1</sup> , CRT                         | 2048                | 26862392                                 | 15900                         |
| Decrypt, RSA-3072 <sup>1</sup> , CRT                         | 3072                | 75153782                                 | 22015                         |
| Decrypt, RSA-4096, CRT                                       | 4096                | 89235615                                 | 23710                         |
| Decrypt, RSA-3072, CRT                                       | 3072                | 37880180                                 | 18638                         |
| SigGen, RSA-3072/SHA-384 <sup>1</sup> , CRT, PKCS #1 V 1.1.5 | 1024                | 75197644                                 | 20032                         |
|                                                              | 8K                  | 75213653                                 | 19303                         |
| SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5                     | 1024                | 148090970                                | 14642                         |
|                                                              | 8K                  | 148102576                                | 13936                         |
| SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5           | 1024                | 970991                                   | 12000                         |
|                                                              | 8K                  | 982011                                   | 11769                         |
| SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5           | 1024                | 443493                                   | 8436                          |
|                                                              | 8K                  | 453007                                   | 8436                          |
| SigGen, RSA-3072/SHA-384, ANSI X9.31                         | 1024                | 147138254                                | 13945                         |
|                                                              | 8K                  | 147155896                                | 13523                         |
| SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31              | 1024                | 973269                                   | 11313                         |
|                                                              | 8K                  | 983255                                   | 11146                         |

1. With DPA counter measures.

**Table 121 • FFC (DH)**

| Modes                                 | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|---------------------------------------|---------------------|------------------------------------------|-------------------------------|
| SigGen, DSA-3072/SHA-384 <sup>1</sup> | 1024                | 27932907                                 | 13969                         |
|                                       | 8K                  | 27942415                                 | 13501                         |
| SigGen, DSA-3072/SHA-384              | 1024                | 12086356                                 | 13602                         |
| SigVer, DSA-3072/SHA-384              | 1024                | 24597916                                 | 15662                         |
|                                       | 8K                  | 24229420                                 | 15133                         |

|                                                                  |      |          |       |
|------------------------------------------------------------------|------|----------|-------|
| SigVer, DSA-2048/SHA-256                                         | 1024 | 9810527  | 10884 |
|                                                                  | 8K   | 9597000  | 10719 |
| Key Agreement (KAS), DH-3072 (p=3072, security=256)              |      | 4920705  | 9338  |
| Key Agreement (KAS), DH-3072 (p=3072, security=256) <sup>1</sup> |      | 78914533 | 9083  |

1. With DPA counter measures.

**Table 122 • NRBG**

| Modes                                                                        | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|------------------------------------------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| Instantiate: strength, s=256, 384-bit nonce, 384-bit personalization string  |                     | 18221                                    | 2841                          |
| Reseed: no additional input, s=256                                           |                     | 13585                                    | 1180                          |
| Reseed: 384-bit additional input, s=256                                      |                     | 15922                                    | 1342                          |
| Generate: (no additional input), prediction resistance enabled, s= 256       | 128                 | 15262                                    | 1755                          |
|                                                                              | 8K                  | 27169                                    | 8223                          |
| Generate: (no additional input), prediction resistance disabled, s= 256      | 128                 | 2138                                     | 1167                          |
|                                                                              | 8K                  | 14045                                    | 8223                          |
| Generate: (384-bit additional input), prediction resistance enabled, s= 256  | 128                 | 21299                                    | 1944                          |
|                                                                              | 8K                  | 33206                                    | 8949                          |
| Generate: (384-bit additional input), prediction resistance disabled, s= 256 | 128                 | 11657                                    | 1894                          |
|                                                                              | 8K                  | 23564                                    | 8950                          |
| Un-instantiate                                                               |                     | 761                                      | 666                           |

1. With DPA counter measures.

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA  
Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996  
Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)  
[www.microsemi.com](http://www.microsemi.com)

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

51700141