

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	300000
Total RAM Bits	21094400
Number of I/O	284
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	484-BBGA, FCBGA
Supplier Device Package	484-FCBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf300t-1fcvg484e">https://www.e-xfl.com/product-detail/microchip-technology/mpf300t-1fcvg484e</a>

## Contents

---

<b>1 Revision History .....</b>	<b>1</b>
1.1 Revision 1.3 .....	1
1.2 Revision 1.2 .....	1
1.3 Revision 1.1 .....	1
1.4 Revision 1.0 .....	1
<b>2 Overview .....</b>	<b>2</b>
<b>3 References .....</b>	<b>3</b>
<b>4 Device Offering .....</b>	<b>4</b>
<b>5 Silicon Status .....</b>	<b>5</b>
<b>6 DC Characteristics .....</b>	<b>6</b>
6.1 Absolute Maximum Rating .....	6
6.2 Recommended Operating Conditions .....	6
6.2.1 DC Characteristics over Recommended Operating Conditions .....	8
6.2.2 Maximum Allowed Overshoot and Undershoot .....	8
6.3 Input and Output .....	12
6.3.1 DC Input and Output Levels .....	12
6.3.2 Differential DC Input and Output Levels .....	15
6.3.3 Complementary Differential DC Input and Output Levels .....	18
6.3.4 HSIO On-Die Termination .....	19
6.3.5 GPIO On-Die Termination .....	20
<b>7 AC Switching Characteristics .....</b>	<b>22</b>
7.1 I/O Standards Specifications .....	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP .....	22
7.1.2 Output Delay Measurement Methodology .....	25
7.1.3 Input Buffer Speed .....	27
7.1.4 Output Buffer Speed .....	29
7.1.5 Maximum PHY Rate for Memory Interface IP .....	31
7.1.6 User I/O Switching Characteristics .....	32
7.2 Clocking Specifications .....	35
7.2.1 Clocking .....	35
7.2.2 PLL .....	36
7.2.3 DLL .....	37
7.2.4 RC Oscillators .....	38
7.3 Fabric Specifications .....	40
7.3.1 Math Blocks .....	40

7.3.2	SRAM Blocks .....	41
7.4	Transceiver Switching Characteristics .....	42
7.4.1	Transceiver Performance .....	42
7.4.2	Transceiver Reference Clock Performance .....	42
7.4.3	Transceiver Reference Clock I/O Standards .....	43
7.4.4	Transceiver Interface Performance .....	44
7.4.5	Transmitter Performance .....	44
7.4.6	Receiver Performance .....	47
7.5	Transceiver Protocol Characteristics .....	48
7.5.1	PCI Express .....	48
7.5.2	Interlaken .....	49
7.5.3	10GbE (10GBASE-R, and 10GBASE-KR) .....	49
7.5.4	1GbE (1000BASE-T) .....	50
7.5.5	SGMII and QSGMII .....	50
7.5.6	SDI .....	50
7.5.7	CPRI .....	51
7.5.8	JESD204B .....	51
7.6	Non-Volatile Characteristics .....	51
7.6.1	FPGA Programming Cycle and Retention .....	52
7.6.2	FPGA Programming Time .....	52
7.6.3	FPGA Bitstream Sizes .....	53
7.6.4	Digest Cycles .....	53
7.6.5	Digest Time .....	54
7.6.6	Zeroization Time .....	55
7.6.7	Verify Time .....	57
7.6.8	Authentication Time .....	58
7.6.9	Secure NVM Performance .....	58
7.6.10	Secure NVM Programming Cycles .....	59
7.7	System Services .....	59
7.7.1	System Services Throughput Characteristics .....	59
7.8	Fabric Macros .....	60
7.8.1	UJTAG Switching Characteristics .....	60
7.8.2	UJTAG_SEC Switching Characteristics .....	61
7.8.3	USPI Switching Characteristics .....	62
7.8.4	Tamper Detectors .....	62
7.8.5	System Controller Suspend Switching Characteristics .....	64
7.8.6	Dynamic Reconfiguration Interface .....	64
7.9	Power-Up to Functional Timing .....	64
7.9.1	Power-On (Cold) Reset Initialization Sequence .....	64
7.9.2	Warm Reset Initialization Sequence .....	65
7.9.3	Power-On Reset Voltages .....	66

7.9.4	Design Dependence of T PUFT and T WRFT .....	67
7.9.5	Cold Reset to Fabric and I/Os (Low Speed) Functional .....	67
7.9.6	Warm Reset to Fabric and I/Os (Low Speed) Functional .....	67
7.9.7	Miscellaneous Initialization Parameters .....	67
7.9.8	I/O Calibration .....	68
7.10	Dedicated Pins .....	69
7.10.1	JTAG Switching Characteristics .....	69
7.10.2	SPI Switching Characteristics .....	69
7.10.3	SmartDebug Probe Switching Characteristics .....	70
7.10.4	DEVRST_N Switching Characteristics .....	70
7.10.5	FF_EXIT Switching Characteristics .....	70
7.11	User Crypto .....	71
7.11.1	TeraFire 5200B Switching Characteristics .....	71
7.11.2	TeraFire 5200B Throughput Characteristics .....	71

## 6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

**Table 5 • DC Characteristics over Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance <sup>1</sup>	C <sub>IN</sub> (dedicated GPIO)	5.6		pf	
	C <sub>IN</sub> (GPIO)	5.6		pf	
	C <sub>IN</sub> (HSIO)	2.8		pf	
Input or output leakage current per pin	I <sub>L</sub> (GPIO)	10		µA	I/O disabled, high – Z
	I <sub>L</sub> (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>RISE</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>FALL</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>	I <sub>PU</sub>	137	220	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>		102	166	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-up when V <sub>IN</sub> = 0		68	115	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-up when V <sub>IN</sub> = 0		51	88	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>6</sup>		29	73	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-up when V <sub>IN</sub> = 0		16	46	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-down when V <sub>IN</sub> = 3.3 V <sup>5</sup>	I <sub>PD</sub>	65	187	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-down when V <sub>IN</sub> = 2.5 V <sup>5</sup>		63	160	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-down when V <sub>IN</sub> = 1.8 V		60	117	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-down when V <sub>IN</sub> = 1.5 V		57	95	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-down when V <sub>IN</sub> = 1.35 V		52	86	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-down when V <sub>IN</sub> = 1.2 V		47	79	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

## 6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

**Note:** The following dedicated pins do not support hot socketing: TMS, TDI, TRSTB, DEVRST\_N, and FF\_EXIT\_N. Weak pull-up (as specified in GPIO) is always enabled.

## 6.3 Input and Output

The following section describes:

- DC I/O levels
- Differential and complementary differential DC I/O levels
- HSIO and GPIO on-die termination specifications
- LVDS specifications

### 6.3.1 DC Input and Output Levels

The following tables list the DC I/O levels.

**Table 12 • DC Input Levels**

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>IL</sub> Min (V)	V <sub>IL</sub> Max (V)	V <sub>IH</sub> Min (V)	V <sub>IH</sub> <sup>1</sup> Max (V)
PCI	3.15	3.3	3.45	-0.3	0.3 x V <sub>DDI</sub>	0.5 x V <sub>DDI</sub>	3.45
LVTTL	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVCMOS33	3.15	3.3	3.45	-0.3	0.8	2	3.45
LVCMOS25	2.375	2.5	2.625	-0.3	0.7	1.7	2.625
LVCMOS18	1.71	1.8	1.89	-0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.89
LVCMOS15	1.425	1.5	1.575	-0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.575
LVCMOS12	1.14	1.2	1.26	-0.3	0.35 x V <sub>DDI</sub>	0.65 x V <sub>DDI</sub>	1.26
SSTL25I <sup>2</sup>	2.375	2.5	2.625	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	2.625
SSTL25II <sup>2</sup>	2.375	2.5	2.625	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	2.625
SSTL18I <sup>2</sup>	1.71	1.8	1.89	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	1.89
SSTL18II <sup>2</sup>	1.71	1.8	1.89	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	1.89
SSTL15I	1.425	1.5	1.575	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.575
SSTL15II	1.425	1.5	1.575	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.575

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>OL</sub> Min (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)	V <sub>OH</sub> Max (V)	I <sub>OL</sub> <sup>2,6</sup> mA	I <sub>OH</sub> <sup>2,6</sup> mA
HSTL135I <sup>4</sup>	1.283	1.35	1.418	0.2 x V <sub>DDI</sub>	0.8 x V <sub>DDI</sub>			V <sub>OL</sub> /50 /50	(V <sub>DDI</sub> – V <sub>OH</sub> ) /50
HSTL135II <sup>4</sup>	1.283	1.35	1.418	0.2 x V <sub>DDI</sub>	0.8 x V <sub>DDI</sub>			V <sub>OL</sub> /25 /25	(V <sub>DDI</sub> – V <sub>OH</sub> ) /25
HSTL12I <sup>4</sup>	1.14	1.2	1.26	0.1 x V <sub>DDI</sub>	0.9 x V <sub>DDI</sub>			V <sub>OL</sub> /50 /50	(V <sub>DDI</sub> – V <sub>OH</sub> ) /50
HSTL12II <sup>4</sup>	1.14	1.2	1.26	0.1 x V <sub>DDI</sub>	0.9 x V <sub>DDI</sub>			V <sub>OL</sub> /25 /25	(V <sub>DDI</sub> – V <sub>OH</sub> ) /25
HSUL18I <sup>4</sup>	1.71	1.8	1.89	0.1 x V <sub>DDI</sub>	0.9 x V <sub>DDI</sub>			V <sub>OL</sub> /55 /55	(V <sub>DDI</sub> – V <sub>OH</sub> ) /55
HSUL18II <sup>4</sup>	1.71	1.8	1.89	0.1 x V <sub>DDI</sub>	0.9 x V <sub>DDI</sub>			V <sub>OL</sub> /25 /25	(V <sub>DDI</sub> – V <sub>OH</sub> ) /25
HSUL12I <sup>4</sup>	1.14	1.2	1.26	0.1 x V <sub>DDI</sub>	0.9 x V <sub>DDI</sub>			V <sub>OL</sub> /40 /40	(V <sub>DDI</sub> – V <sub>OH</sub> ) /40
POD12I <sup>4,5</sup>	1.14	1.2	1.26	0.5 x V <sub>DDI</sub>				V <sub>OL</sub> /48 /48	(V <sub>DDI</sub> – V <sub>OH</sub> ) /48
POD12II <sup>4,5</sup>	1.14	1.2	1.26	0.5 x V <sub>DDI</sub>				V <sub>OL</sub> /34 /34	(V <sub>DDI</sub> – V <sub>OH</sub> ) /34

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I<sub>OL</sub>/I<sub>OH</sub> units for impedance standards in amps (not mA).
5. V<sub>OH\_MAX</sub> based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
  - a. HSIO lane: 120 mA per 12 IO buffers.
  - b. GPIO lane: 160 mA per 12 IO buffers.

**Note:** 3.3 V and 2.5 V are only supported in GPIO banks.

### 6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

**Table 14 • Differential DC Input Levels**

I/O Standard	Bank Type	VICM RANGE Libero Setting	V <sub>ICM</sub> <sup>1,3</sup> Min (V)	V <sub>ICM</sub> <sup>1,3</sup> Typ (V)	V <sub>ICM</sub> <sup>1,3</sup> Max (V)	V <sub>ID</sub> <sup>2</sup> Min (V)	V <sub>ID</sub> Typ (V)	V <sub>ID</sub> Max (V)
LVDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18 <sup>4</sup>	GPIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6

Standard	Description	V <sub>L</sub> <sup>1</sup>	V <sub>H</sub> <sup>1</sup>	V <sub>ID</sub> <sup>2</sup>	V <sub>ICM</sub> <sup>2</sup>	V <sub>MEAS</sub> <sup>3,4</sup>	V <sub>REF</sub> <sup>1,5</sup>	Unit
SLVS25	SLVS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
SLVS18	SLVS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
HCSL33	High-speed current steering logic (HCSL) 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL25	HCSL 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL18	HCSL 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
BLVDSE25 <sup>6</sup>	Bus LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MLVDSE25 <sup>6</sup>	Multipoint LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
LVPECL33	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
LVPECLE33 <sup>6</sup>	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
SSTL25I	Differential SSTL 2.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL25II	Differential SSTL 2.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL18I	Differential SSTL 1.8 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL18II	Differential SSTL 1.8 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL15	Differential SSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
SSTL135	Differential SSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15I	Differential HSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15II	Differential HSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL135I	Differential HSTL 1.35 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.675	0		V

Standard	Description	V <sub>L</sub> <sup>1</sup>	V <sub>H</sub> <sup>1</sup>	V <sub>ID</sub> <sup>2</sup>	V <sub>ICM</sub> <sup>2</sup>	V <sub>MEAS</sub> <sup>3, 4</sup>	V <sub>REF</sub> <sup>1, 5</sup>	Unit
HSTL135II	Differential HSTL 1.35 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.675	0		V
HSTL12	Differential HSTL 1.2 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.600	0		V
HSUL18I	Differential HSUL 1.8 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
HSUL18II	Differential HSUL 1.8 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
HSUL12	Differential HSUL 1.2 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.600	0		V
POD12I	Differential POD 1.2 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.600	0		V
POD12II	Differential POD 1.2 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.600	0		V
MIPI25	Mobile Industry Processor Interface	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V

1. Measurements are made at typical, minimum, and maximum V<sub>REF</sub> values. Reported delays reflect worst-case of these measurements. V<sub>REF</sub> values listed are typical. Input waveform switches between V<sub>L</sub> and V<sub>H</sub>. All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV V<sub>ID</sub> for timing. V<sub>CM</sub> is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the V<sub>REF</sub>/V<sub>MEAS</sub> parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup \(see page 27\)](#).
6. Emulated bi-directional interface.

## 7.1.2 Output Delay Measurement Methodology

The following section provides information about the methodology for output delay measurement.

**Table 23 • Output Delay Measurement Methodology**

Standard	Description	R <sub>REF</sub> (Ω)	C <sub>REF</sub> (pF)	V <sub>MEAS</sub> (V)	V <sub>REF</sub> (V)
PCI	PCIE 3.3 V	25	10	1.65	
LVTTL33	LVTTL 3.3 V	1M	0	1.65	
LVCMOS33	LVCMOS 3.3 V	1M	0	1.65	
LVCMOS25	LVCMOS 2.5 V	1M	0	1.25	
LVCMOS18	LVCMOS 1.8 V	1M	0	0.90	
LVCMOS15	LVCMOS 1.5 V	1M	0	0.75	
LVCMOS12	LVCMOS 1.2 V	1M	0	0.60	
SSTL25I	Stub-series terminated logic 2.5 V Class I	50	0	V <sub>REF</sub>	1.25
SSTL25II	SSTL 2.5 V Class II	50	0	V <sub>REF</sub>	1.25

## 7.1.5

### Maximum PHY Rate for Memory Interface IP

The following tables provide information about the maximum PHY rate for memory interface IP.

**Table 28 • Maximum PHY Rate for Memory Interfaces IP for HSIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR4	8:1	1.8 V	1.2 V	1333	1600	167	200
DDR3	8:1	1.8 V	1.5 V	1067	1333	133	167
DDR3L	8:1	1.8 V	1.35 V	1067	1333	133	167
LPDDR3	8:1	1.8 V	1.2 V	1067	1333	133	167
QDRII+	8:1	1.8 V	1.5 V	900	1100	112.5	137.5
RLDRAM3 <sup>1</sup>	8:1	1.8 V	1.35 V	1067	1067	133	133
RLDRAM3 <sup>1</sup>	4:1	1.8 V	1.35 V	667	800	167	200
RLDRAM3 <sup>1</sup>	2:1	1.8 V	1.35 V	333	400	167	200
RLDRAM2 <sup>2</sup>	8:1	1.8 V	1.8 V	800	1067	100	133
RLDRAM2 <sup>2</sup>	4:1	1.8 V	1.8 V	667	800	167	200
RLDRAM2 <sup>2</sup>	2:1	1.8 V	1.8 V	333	400	167	200

1. RLDARAM2 and RLDARAM3 are not supported with a soft IP controller currently.

**Table 29 • Maximum PHY Rate for Memory Interfaces IP for GPIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR3	8:1	2.5 V	1.5 V	800	1067	100	133
QDRII+	8:1	2.5 V	1.5 V	900	900	113	113
RLDRAM2 <sup>1</sup>	4:1	2.5 V	1.8 V	800	800	200	200
RLDRAM2 <sup>1</sup>	2:1	2.5 V	1.8 V	400	400	200	200

1. RLDRAM2 is currently not supported with a soft IP controller.

## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered
F <sub>MAX</sub> 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output $F_{MAX}$ 2:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output $F_{MAX}$ 4:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output $F_{MAX}$ 8:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
In delay, out delay, DLL delay step sizes			12.7	30	35	12.7	25	29.5	ps	

**Table 34 • I/O CDR Switching Characteristics**

Parameter	Min	Max	Unit
Data rate	266	1250	Mbps
Receiver Sinusoidal jitter tolerance <sup>1</sup>	0.2		UI

1. Jitter values based on bit error ratio (BER) of 10–12, 80 MHz sinusoidal jitter injected to Rx data.

**Note:** See the LVDS output buffer specifications for transmit characteristics.

## 7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

### 7.2.1 Clocking

The following table provides clocking specifications.

**Table 35 • Global and Regional Clock Characteristics (−40 °C to 100 °C)**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V –1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V –1	Unit	Condition
Global clock $F_{MAX}$	$F_{MAXG}$	500	500	500	500	MHz	
Regional clock $F_{MAX}$	$F_{MAXR}$	375	375	375	375	MHz	Transceiver interfaces only
	$F_{MAXR}$	250	250	250	250	MHz	All other interfaces
Global clock duty cycle distortion	$T_{DCDG}$	190	190	190	190	ps	At 500 MHz

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Secondary output clock frequency <sup>2</sup>	F <sub>OUTSF</sub>	33.3		800	MHz
Input clock cycle-to-cycle jitter	F <sub>JIN</sub>			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T <sub>OUTJITTERP</sub>			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T <sub>SKEW</sub>			±200	ps
DLL lock time	T <sub>LOCK</sub>	16		16K	Reference clock cycles
Minimum reset pulse width	T <sub>MRPW</sub>	3			ns
Minimum input pulse width <sup>3</sup>	T <sub>MIPW</sub>	20			ns
Minimum input clock pulse width high	T <sub>MPWH</sub>	400			ps
Minimum input clock pulse width low	T <sub>MPWL</sub>	400			ps
Delay step size	T <sub>DEL</sub>	12.7	30	35	ps
Maximum delay block delay <sup>4</sup>	T <sub>DELMAX</sub>	1.8		4.8	ns
Output clock duty cycle (with 50% duty cycle input) <sup>5</sup>	T <sub>DUTY</sub>	40		60	%
Output clock duty cycle (in phase reference mode) <sup>5</sup>	T <sub>DUTYS0</sub>	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

## 7.2.4 RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

**Table 39 • 2 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>2FREQ</sub>		2		MHz
Accuracy	RC <sub>2FACC</sub>	-4		4	%
Duty cycle	RC <sub>2DC</sub>	46		54	%
Peak-to-peak output period jitter	RC <sub>2PJIT</sub>	5	10		ns
Peak-to-peak output cycle-to-cycle jitter	RC <sub>2CJIT</sub>	5	10		ns
Operating current (V <sub>DD2S</sub> )	RC <sub>2IVPPA</sub>			60	µA
Operating current (V <sub>DD</sub> )	RC <sub>2IVDD</sub>			2.6	µA

**Table 40 • 160 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>SCFREQ</sub>		160		MHz
Accuracy	RC <sub>SCFACC</sub>	-4		4	%
Duty cycle	RC <sub>SCDC</sub>	47		52	%
Peak-to-peak output period jitter	RC <sub>SCPJIT</sub>			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC <sub>SCCJIT</sub>			172	ps
Operating current (V <sub>DD2S</sub> )	RC <sub>SCVPPA</sub>			599	µA

Parameter	Symbol	Min	Typ	Max	Unit
Operating current ( $V_{DD1S}$ )	$RC_{SCVPP}$			0.1	$\mu A$
Operating current ( $V_{DD}$ )	$RC_{SCVDD}$			60.7	$\mu A$

## 7.3 Fabric Specifications

The following section describes specifications for the fabric.

### 7.3.1 Math Blocks

The following tables describe math block performance.

**Table 41 • Math Block Performance Extended Commercial Range (0 °C to 100 °C)**

Parameter	Symbol	Modes	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum operating frequency	F <sub>MAX</sub>	18 × 18 multiplication	370	470	440	500	MHz
		18 × 18 multiplication summed with 48-bit input	370	470	440	500	MHz
		18 × 19 multiplier pre-adder ROM mode	365	465	435	500	MHz
		Two 9 × 9 multiplication	370	470	440	500	MHz
		9 × 9 dot product (DOTP)	370	470	440	500	MHz
		Complex 18 × 19 multiplication	360	455	430	500	MHz

**Table 42 • Math Block Performance Industrial Range (-40 °C to 100 °C)**

Parameter	Symbol	Modes	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum operating frequency	F <sub>MAX</sub>	18 × 18 multiplication	365	465	435	500	MHz
		18 × 18 multiplication summed with 48-bit input	365	465	435	500	MHz
		18 × 19 multiplier pre-adder ROM mode	355	460	430	500	MHz
		Two 9 × 9 multiplication	365	465	435	500	MHz
		9 × 9 DOTP	365	465	435	500	MHz
		Complex 18 × 19 multiplication	350	450	425	500	MHz

**Table 52 • PolarFire Transceiver Transmitter Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Differential termination	V <sub>OTERM</sub>	85			Ω	
	V <sub>OTERM</sub>	100			Ω	
	V <sub>OTERM</sub>	150			Ω	
Common mode voltage <sup>1</sup>	V <sub>OCL</sub>	0.44 × V <sub>DDA</sub>	0.525 × V <sub>DDA</sub>	0.59 × V <sub>DDA</sub>	V	DC coupled 50% setting
	V <sub>OCL</sub>	0.52 × V <sub>DDA</sub>	0.6 × V <sub>DDA</sub>	0.66 × V <sub>DDA</sub>	V	DC coupled 60% setting
	V <sub>OCL</sub>	0.61 × V <sub>DDA</sub>	0.7 × V <sub>DDA</sub>	0.75 × V <sub>DDA</sub>	V	DC coupled 70% setting
	V <sub>OCL</sub>	0.63 × V <sub>DDA</sub>	0.8 × V <sub>DDA</sub>	0.83 × V <sub>DDA</sub>	V	DC coupled 80% setting
Rise time <sup>2</sup>	T <sub>TRXF</sub>	41		70	ps	20% to 80%
Fall time <sup>2</sup>		41		70	ps	80% to 20%
Differential peak-to-peak amplitude	V <sub>ODPP</sub>	1040			mV	1000 mV setting
	V <sub>ODPP</sub>	840			mV	800 mV setting
	V <sub>ODPP</sub>	630			mV	600 mV setting
	V <sub>ODPP</sub>	620			mV	500 mV setting
	V <sub>ODPP</sub>	530			mV	400 mV setting
	V <sub>ODPP</sub>	360			mV	300 mV setting
	V <sub>ODPP</sub>	240			mV	200 mV setting
	V <sub>ODPP</sub>	160			mV	100 mV setting
Transmit lane P to N skew <sup>3</sup>	T <sub>OSKew</sub>	8	15		ps	
Lane to lane transmit skew <sup>4</sup>	T <sub>TLLSKew</sub>		75	ps	Single PLL	
				ps	Multiple PLL	
Electrical idle transition entry time <sup>7</sup>	T <sub>TTxEITrE</sub> ntry				ns	
Electrical idle transition exit time <sup>7</sup>	T <sub>TTxEITrE</sub> xit				ns	
Electrical idle amplitude	V <sub>TTxEIpp</sub>				mV	
TXPLL lock time	T <sub>TXLock</sub>	1600			PFD cycles	
Digital PLL lock time <sup>8</sup>	T <sub>DPLLlock</sub>				REFCLK UIs	
Total jitter <sup>5,6</sup>	T <sub>J</sub>			UI	Data rate ≥ 8.5 Gbps to 12.7 Gbps <sup>9</sup>	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>			UI	(Tx V <sub>CO</sub> rate 4.25 GHz to 6.35 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.28		UI	Data rate ≥ 3.2 Gbps to 8.5 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.07		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.28		UI	Data rate ≥ 1.6 Gbps to 3.2 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.07		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.13		UI	Data rate ≥ 800 Mbps to 1.6 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.02		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.06		UI	Data rate = 250 Mbps to 800 Mbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.01		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	

1. Increased DC common mode settings above 50% reduce allowed V<sub>OD</sub> output swing capabilities.
2. Adjustable through transmit emphasis.
3. With estimated package differences.
4. Single PLL applies to all four lanes in the same quad location with the same TxPLL.

### 7.6.3 FPGA Bitstream Sizes

The following table describes FPGA bitstream sizes.

**Table 72 • Initialization Client Sizes**

Device	Plaintext	Ciphertext
MPF100T, TL, TS, TLS		
MPF200T, TL, TS, TLS	2916 KB	3006 KB
MPF300T, TL, TS, TLS	4265 KB	4403 KB
MPF500T, TL, TS, TLS		

**Note:** Worst case initializing all fabric LSRAM, USRAM, and UPROM.

**Table 73 • Bitstream Sizes**

File	Devices	FPGA	Security	SNVM (all pages)	FPGA+ SNVM	FPGA+ Sec	SNVM+ Sec	FPGA+ SNVM+ Sec
SPI	MPF100T, TL, TS, TLS							
DAT	MPF100T, TL, TS, TLS							
SPI	MPF200T, TL, TS, TLS	5.9 MB	3.4 KB	59.7 KB	5.9 MB	5.9 MB	62.2 KB	6.0 MB
DAT	MPF200T, TL, TS, TLS	5.9 MB	7.3 KB	61.2 KB	6.0 MB	5.9 MB	66.3 KB	6.0 MB
SPI	MPF300T, TL, TS, TLS	9.3 MB	3.5 KB	59.7 KB	9.6 MB	9.5 MB	62.2 KB	9.6 MB
DAT	MPF300T, TL, TS, TLS	9.3 MB	7.6 KB	61.2 KB	9.6 MB	9.5 MB	66.3 KB	9.6 MB
SPI	MPF500T, TL, TS, TLS							
DAT	MPF500T, TL, TS, TLS							

### 7.6.4 Digest Cycles

Digests verify the integrity of the programmed non-volatile data. Digests are a cryptographic hash of various data areas. Any digest that reports back an error raises the digest tamper flag.

**Table 74 • Maximum Number of Digest Cycles**

Retention Since Programmed (N = Number Digests During that Time) <sup>1</sup>										
Digest $T_J$	Storage and Operating $T_J$	N $\leq 300$	N = 500	N = 1000	N = 1500	N = 2000	N = 4000	N = 6000	Unit	Retention
-40 to 100	-40 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 100	0 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
-40 to 85	-40 to 85	20 × LF	20 × LF	20 × LF	20 × LF	16 × LF	8 × LF	4 × LF	°C	Years
-40 to 55	-40 to 55	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	°C	Years

1. LF = Lifetime factor as defined by the number of programming cycles the device has seen under the conditions listed in the following table.

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Secure NVM read	T <sub>SNVM_Rd</sub>	18H				Note 1
Digital signature service raw	T <sub>SIG_RAW</sub>	19H	174	187	ms	
Digital signature service DER	T <sub>SIG_DER</sub>	1AH	174	187	ms	
Reserved		1BH–1FH				
PUF emulation	T <sub>Challenge</sub>	20H	1.8	2.0	ms	
Nonce service	T <sub>Nonce</sub>	21H	1.2	1.4	ms	
Bitstream authentication	T <sub>BIT_AUTH</sub>	22H				Note 4
IAP Image authentication	T <sub>IAP_AUTH</sub>	23H				Note 4
Reserved		26H–3FH				
In application programming by index	T <sub>IAP_Prg_Index</sub>	42H				Note 2
In application programming by SPI address	T <sub>IAP_Prg_Addr</sub>	43H				Note 2
In application verify by index	T <sub>IAP_Ver_Index</sub>	44H				Note 5
In application verify by SPI address	T <sub>IAP_Ver_Addr</sub>	45H				Note 5
Auto update	T <sub>AutoUpdate</sub>	46H				Note 2
Digest check	T <sub>Digest_chk</sub>	47H				Note 3

1. See [sNVM Read/Write Characteristics \(see page 58\)](#).
2. See [SPI Master Programming Time \(see page 52\)](#).
3. See [Digest Times \(see page 54\)](#).
4. See [Authentication Services Time \(see page 58\)](#).
5. See [Verify Services Time \(see page 58\)](#).
6. Throughputs described are measured from SS\_REQ assertion to BUSY de-assertion.

## 7.8

### Fabric Macros

This section describes switching characteristics of UJTAG, UJTAG\_SEC, USPI, system controller, and temper detectors and dynamic reconfiguration details.


#### 7.8.1

### UJTAG Switching Characteristics

The following section describes characteristics of UJTAG switching.

**Table 88 • UJTAG Performance Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	F <sub>TCK</sub>			25	MHz	

**Figure 5 • Cold Reset Timing****Notes:**

- The previous diagram shows the case where VDDI/VDDAUX of I/O banks are powered either before or sufficiently soon after VDD/VDD18/VDD25 that the I/O bank enable time is measured from the assertion time of VDD/VDD18/VDD25 (that is, the PUFT specification). If VDDI/VDDAUX of I/O banks are powered sufficiently after VDD/VDD18/VDD25, then the I/O bank enable time is measured from the assertion of VDDI/VDDAUX and is not specified by the PUFT specification. In this case, I/O operation is indicated by the assertion of BANK\_i\_VDDI\_STATUS, rather than being measured relative to FABRIC\_POR\_N negation.
- AUTOCALIB\_DONE assertion indicates the completion of calibration for any I/O banks specified by the user for auto-calibration. AUTOCALIB\_DONE asserts independently of DEVICE\_INIT\_DONE. It may assert before or after DEVICE\_INIT\_DONE and is determined by the following:
  - How long after VDD/VDD18/VDD25 that VDDI/VDDAUX are powered on. Note that if any of the user-specified I/O banks are not powered on within the auto-calibration timeout window, then AUTOCALIB\_DONE doesn't assert until after this timeout.
  - The specified ramp times of VDDI of each I/O bank designated for auto-calibration.
  - How much auto-initialization is to be performed for the PCIe, SERDES transceivers, and fabric LSRAMs.
  - If any of the I/O banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it will be approximately auto-calibrated whenever VDDI/VDDAUX is subsequently powered on. To obtain an accurate calibration however, on such IO banks, it is necessary to initiate a re-calibration (using CALIB\_START from fabric).
  - AVM\_ACTIVE only asserts if avionics mode is being used. It is asserted when the later of DEVICE\_INIT\_DONE or AUTOCALIB\_DONE assert.

**7.9.2****Warm Reset Initialization Sequence**

The following warm reset timing diagram shows the initialization sequencing of the device when either DEVRST\_N or TAMPER\_RESET\_DEVICE signals are asserted.

## 7.11 User Crypto

The following section describes user crypto.

### 7.11.1 TeraFire 5200B Switching Characteristics

The following table describes TeraFire 5200B switching characteristics.

**Table 112 • TeraFire F5200B Switching Characteristics**

Parameter	Symbol	VDD = 1.0 V STD	VDD = 1.0 V – 1	VDD = 1.05 V STD	VDD = 1.05 V – 1	Unit	Condition
Operating frequency	F <sub>MAX</sub>	189		189		MHz	–40 °C to 100 °C

### 7.11.2 TeraFire 5200B Throughput Characteristics

The following tables for each algorithm describe the TeraFire 5200B throughput characteristics.

**Note:** Throughput cycle count collected with Athena TeraFire Core and RISCV running at 100 MHz.

**Table 113 • AES**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-ECB-128 encrypt <sup>1</sup>	128	515	1095
	64K	50157	933
AES-ECB-128 decrypt <sup>1</sup>	128	557	1760
	64K	48385	1524
AES-ECB-256 encrypt <sup>1</sup>	128	531	1203
	64K	58349	1203
AES-ECB-256 decrypt <sup>1</sup>	128	589	1676
	64K	56673	1671
AES-CBC-256 encrypt <sup>1</sup>	128	576	1169
	64K	52547	1169
AES-CBC-256 decrypt <sup>1</sup>	128	585	1744
	64K	48565	1652
AES-GCM-128 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1925	2740
	64K	60070	2158
AES-GCM-256 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1973	2268
	64K	60102	2151

- With DPA counter measures.

**Table 114 • GMAC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-GCM-256 <sup>1</sup> , 128-bit tag, (message is only authenticated)	128	1863	2211

1. With DPA counter measures.

**Table 115 • HMAC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
HMAC-SHA-256 <sup>1</sup> , 256-bit key	512	7477	2361
	64K	88367	2099
HMAC-SHA-384 <sup>1</sup> , 384-bit key	1024	13049	2257
	64K	106103	2153

1. With DPA counter measures.

**Table 116 • CMAC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-CMAC-256 <sup>1</sup> (message is only authenticated)	128	446	9058
	64K	45494	111053

1. With DPA counter measures.

**Table 117 • KEY TREE**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
128-bit nonce + 8-bit optype		102457	2751
256-bit nonce + 8-bit optype		103218	2089

**Table 118 • SHA**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SHA-1 <sup>1</sup>	512	2386	1579
	64K	77576	990
SHA-256 <sup>1</sup>	512	2516	884
	64K	84752	938
SHA-384 <sup>1</sup>	1024	4154	884
	64K	100222	938
SHA-512 <sup>1</sup>	1024	4154	881
	64K	100222	935

1. With DPA counter measures.

**Table 119 • ECC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
ECDSA SigGen, P-384/SHA-384 <sup>1</sup>	1024	12528912	6944
	8K	12540448	5643
ECDSA SigGen, P-384/SHA-384	1024	5502928	6155