

Welcome to [E-XFL.COM](#)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	300000
Total RAM Bits	21094400
Number of I/O	388
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf300t-fcg784e">https://www.e-xfl.com/product-detail/microchip-technology/mpf300t-fcg784e</a>

7.9.4	Design Dependence of T PUFT and T WRFT .....	67
7.9.5	Cold Reset to Fabric and I/Os (Low Speed) Functional .....	67
7.9.6	Warm Reset to Fabric and I/Os (Low Speed) Functional .....	67
7.9.7	Miscellaneous Initialization Parameters .....	67
7.9.8	I/O Calibration .....	68
7.10	Dedicated Pins .....	69
7.10.1	JTAG Switching Characteristics .....	69
7.10.2	SPI Switching Characteristics .....	69
7.10.3	SmartDebug Probe Switching Characteristics .....	70
7.10.4	DEVRST_N Switching Characteristics .....	70
7.10.5	FF_EXIT Switching Characteristics .....	70
7.11	User Crypto .....	71
7.11.1	TeraFire 5200B Switching Characteristics .....	71
7.11.2	TeraFire 5200B Throughput Characteristics .....	71

## 3 References

The following documents are recommended references. For more information about PolarFire static and dynamic power data, see the [PolarFire Power Estimator Spreadsheet](#).

- [PO0137](#): PolarFire FPGA Product Overview
- [ER0217](#): PolarFire FPGA Pre-Production Device Errata
- [UG0722](#): PolarFire FPGA Packaging and Pin Descriptions Users Guide
- [UG0726](#): PolarFire FPGA Board Design User Guide
- [UG0686](#): PolarFire FPGA User I/O User Guide
- [UG0680](#): PolarFire FPGA Fabric User Guide
- [UG0714](#): PolarFire FPGA Programming User Guide
- [UG0684](#): PolarFire FPGA Clocking Resources User Guide
- [UG0687](#): PolarFire FPGA 1G Ethernet Solutions User Guide
- [UG0727](#): PolarFire FPGA 10G Ethernet Solutions User Guide
- [UG0748](#): PolarFire FPGA Low Power User Guide
- [UG0676](#): PolarFire FPGA DDR Memory Controller User Guide
- [UG0743](#): PolarFire FPGA Debugging User Guide
- [UG0725](#): PolarFire FPGA Device Power-Up and Resets User Guide
- [UG0677](#): PolarFire FPGA Transceiver User Guide
- [UG0685](#): PolarFire FPGA PCI Express User Guide
- [UG0753](#): PolarFire FPGA Security User Guide
- [UG0752](#): PolarFire FPGA Power Estimator User Guide

**Table 8 • Maximum Overshoot During Transitions for GPIO**

AC ( $V_{IN}$ ) Overshoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	3.8
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

**Note:** Overshoot level is for  $V_{DDI}$  at 3.3 V.

The following table shows the maximum AC input voltage ( $V_{IN}$ ) undershoot duration for GPIO.

**Table 9 • Maximum Undershoot During Transitions for GPIO**

AC ( $V_{IN}$ ) Undershoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>IL</sub> Min (V)	V <sub>IL</sub> Max (V)	V <sub>IH</sub> Min (V)	V <sub>IH</sub> <sup>1</sup> Max (V)
SSTL135I	1.283	1.35	1.418	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	1.418
SSTL135II	1.283	1.35	1.418	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	1.418
HSTL15I	1.425	1.5	1.575	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.575
HSTL15II	1.425	1.5	1.575	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.575
HSTL135I	1.283	1.35	1.418	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	1.418
HSTL135II	1.283	1.35	1.418	-0.3	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	1.418
HSTL12I	1.14	1.2	1.26	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.26
HSTL12II	1.14	1.2	1.26	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.26
HSUL18I	1.71	1.8	1.89	-0.3	0.3 x V <sub>DDI</sub>	0.7 x V <sub>DDI</sub>	1.89
HSUL18II	1.71	1.8	1.89	-0.3	0.3 x V <sub>DDI</sub>	0.7 x V <sub>DDI</sub>	1.89
HSUL12I	1.14	1.2	1.26	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	1.26
POD12I	1.14	1.2	1.26	-0.3	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	1.26
POD12II	1.14	1.2	1.26	-0.3	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	1.26

1. GPIO V<sub>IH</sub> max is 3.45 V with PCI clamp diode turned off regardless of mode, that is, over-voltage tolerant.

2. For external stub-series resistance. This resistance is on-die for GPIO.

**Note:** 3.3 V and 2.5 V are only supported in GPIO banks.

I/O Standard	Bank Type	VICM_RANGE Libero Setting	V <sub>ICM</sub> <sup>1,3</sup> Min (V)	V <sub>ICM</sub> <sup>1,3</sup> Typ (V)	V <sub>ICM</sub> <sup>1,3</sup> Max (V)	V <sub>ID</sub> <sup>2</sup> Min (V)	V <sub>ID</sub> Typ (V)	V <sub>ID</sub> Max (V)
HCSL25 <sup>6</sup>	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
		Low	0.05	0.35	0.8	0.1	0.55	1.1
HCSL18 <sup>5</sup>	HSIO	Mid (default)	0.6	1.0	1.65	0.1	0.55	1.1
		Low	0.05	0.4	0.8	0.1	0.55	1.1
BUSLVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.1	V <sub>DDI</sub>
		Low	0.05	0.4	0.8	0.05	0.1	V <sub>DDI</sub>
MLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.35	2.4
		Low	0.05	0.4	0.8	0.05	0.35	2.4
LVPECL33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
LVPECLE33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
MIPI25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.2	0.3
		Low	0.05	0.2	0.8	0.05	0.2	0.3

1. V<sub>ICM</sub> is the input common mode.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>ICM</sub> rules are as follows:
  - a. V<sub>ICM</sub> must be less than V<sub>DDI</sub> – 0.4 V;
  - b. V<sub>ICM</sub> + V<sub>ID</sub>/2 must be <V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>ICM</sub> – V<sub>ID</sub>/2 must be >V<sub>SS</sub> – 0.3 V;
  - d. Any differential input with V<sub>ICM</sub> ≤ 0.6 V requires the low common mode setting in Libero (VICM\_RANGE=LOW).
4. V<sub>DDI</sub> = 1.8 V, V<sub>DDAUX</sub> = 2.5 V.
5. HSIO receiver only.
6. GPIO receiver only.

**Table 15 • Differential DC Output Levels**

I/O Standard	Bank Type	V <sub>O<sup>C</sup>M</sub> <sup>1</sup> Min (V)	V <sub>O<sup>C</sup>M</sub> Typ (V)	V <sub>O<sup>C</sup>M</sub> Max (V)	V <sub>O<sup>D</sup>P</sub> <sup>2</sup> Min (V)	V <sub>O<sup>D</sup>P</sub> <sup>2</sup> Typ (V)	V <sub>O<sup>D</sup>P</sub> <sup>2</sup> Max (V)
LVDS33	GPIO		1.2		0.25	0.35	0.45
LVDS25	GPIO		1.2		0.25	0.35	0.45
LCMDS33	GPIO		0.6		0.25	0.35	0.45
LCMDS25	GPIO		0.6		0.25	0.35	0.45
RSDS33	GPIO		1.2		0.17	0.2	0.23
RSDS25	GPIO		1.2		0.17	0.2	0.23
MINILVDS33	GPIO		1.2		0.3	0.4	0.6
MINILVDS25	GPIO		1.2		0.3	0.4	0.6
SUBLVDS33	GPIO		0.9		0.1	0.15	0.3
SUBLVDS25	GPIO		0.9		0.1	0.15	0.3
PPDS33	GPIO		0.8		0.17	0.2	0.23
PPDS25	GPIO		0.8		0.17	0.2	0.23
SLVSE15 <sup>3</sup>	GPIO, HSIO		0.2		0.12	0.135	0.15
BUSLVDS25 <sup>3</sup>	GPIO		1.25		0.24	0.262	0.272

I/O Standard	Bank Type	V <sub>O<sub>CM</sub></sub> <sup>1</sup> Min (V)	V <sub>O<sub>CM</sub></sub> Typ (V)	V <sub>O<sub>CM</sub></sub> Max (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Min (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Typ (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Max (V)
MILVDS25 <sup>3</sup>	GPIO		1.25		0.396	0.442	0.453
LVPECLE33 <sup>3</sup>	GPIO		1.65		0.664	0.722	0.755
MIPIE25 <sup>3</sup>	GPIO		0.25		0.1	0.22	0.3

1. V<sub>O<sub>CM</sub></sub> is the output common mode voltage.
2. V<sub>O<sub>D</sub></sub> is the output differential voltage.
3. Emulated output only.

### 6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

**Table 16 • Complementary Differential DC Input Levels**

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Min (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Typ (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Max (V)	V <sub>I<sub>D</sub></sub> <sup>2</sup> Min (V)	V <sub>I<sub>D</sub></sub> Max (V)
SSTL25I	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL25II	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
SSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
HSUL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
POD12I	1.14	1.2	1.26	0.787	0.840	0.895	0.1	
POD12II	1.14	1.2	1.26	0.787	0.840	0.895	0.1	

1. V<sub>I<sub>CM</sub></sub> is the input common mode voltage.
2. V<sub>I<sub>D</sub></sub> is the input differential voltage.
3. V<sub>I<sub>CM</sub></sub> rules are as follows:
  - a. V<sub>I<sub>CM</sub></sub> must be less than V<sub>DDI</sub> - 0.4V;
  - b. V<sub>I<sub>CM</sub></sub> + V<sub>I<sub>D</sub></sub>/2 must be < V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>I<sub>CM</sub></sub> - V<sub>I<sub>D</sub></sub>/2 must be > V<sub>SS</sub> - 0.3 V.

Standard	Description	V <sub>L</sub> <sup>1</sup>	V <sub>H</sub> <sup>1</sup>	V <sub>ID</sub> <sup>2</sup>	V <sub>ICM</sub> <sup>2</sup>	V <sub>MEAS</sub> <sup>3,4</sup>	V <sub>REF</sub> <sup>1,5</sup>	Unit
SLVS25	SLVS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
SLVS18	SLVS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V
HCSL33	High-speed current steering logic (HCSL) 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL25	HCSL 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
HCSL18	HCSL 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.350	0		V
BLVDSE25 <sup>6</sup>	Bus LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MLVDSE25 <sup>6</sup>	Multipoint LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
LVPECL33	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
LVPECLE33 <sup>6</sup>	Low-voltage positive emitter coupled logic	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.650	0		V
SSTL25I	Differential SSTL 2.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL25II	Differential SSTL 2.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SSTL18I	Differential SSTL 1.8 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL18II	Differential SSTL 1.8 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SSTL15	Differential SSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
SSTL135	Differential SSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15I	Differential HSTL 1.5 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL15II	Differential HSTL 1.5 V Class II	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.750	0		V
HSTL135I	Differential HSTL 1.35 V Class I	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.675	0		V

## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered
F <sub>MAX</sub> 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
$F_{MAX}$ 4:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 8:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 2:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 4:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 8:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 2:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 4:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 8:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 2:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 4:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
$F_{MAX}$ 8:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

**Table 32 • I/O Digital Transmit Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output $F_{MAX}$	TX_SDR_G_A	Tx SDR							MHz	From a global clock source, aligned <sup>1</sup>
	TX_SDR_G_C	Tx SDR							MHz	From a global clock source, centered <sup>1</sup>

1. A centered clock-to-data interface can be created with a negedge launch of the data.

**Table 33 • I/O Digital Transmit Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to- Data Skew
Output $F_{MAX}$	TX_DDR_G_A	Tx DDR			335			335	MHz	From a global clock source, aligned
	TX_DDR_G_C	Tx DDR			335			335	MHz	From a global clock source, centered
	TX_DDR_L_A	Tx DDR			250			250	MHz	From a lane clock source, aligned
	TX_DDR_L_C	Tx DDR			250			250	MHz	From a lane clock source, centered
Output $F_{MAX}$ 2:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output $F_{MAX}$ 4:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output $F_{MAX}$ 8:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V –1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V –1	Unit	Condition
Regional clock duty cycle distortion	T <sub>DCDR</sub>	120	120	120	120	ps	At 250 MHz

The following table provides clocking specifications from –40 °C to 100 °C.

**Table 36 • High-Speed I/O Clock Characteristics (–40 °C to 100 °C)**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V –1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V –1	Unit	Condition
High-speed I/O clock F <sub>MAX</sub>	F <sub>MAXB</sub>	1000	1250	1000	1250	MHz	HSIO and GPIO
High-speed I/O clock skew <sup>1</sup>	F <sub>SKEWB</sub>	30	20	30	20	ps	HSIO without bridging
	F <sub>SKEWB</sub>	600	500	600	500	ps	HSIO with bridging
	F <sub>SKEWB</sub>	45	35	45	35	ps	GPIO without bridging
	F <sub>SKEWB</sub>	75	60	75	60	ps	GPIO with bridging
High-speed I/O clock duty cycle distortion <sup>2</sup>	T <sub>DCB</sub>	90	90	90	90	ps	HSIO without bridging
	T <sub>DCB</sub>	115	115	115	115	ps	HSIO with bridging
	T <sub>DCB</sub>	90	90	90	90	ps	GPIO without bridging
	T <sub>DCB</sub>	115	115	115	115	ps	GPIO with bridging

1. F<sub>SKEWB</sub> is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times for any I/O standard.

## 7.2.2 PLL

The following table provides information about PLL.

**Table 37 • PLL Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Input clock frequency (integer mode)	F <sub>INI</sub>	1		1250	MHz
Input clock frequency (fractional mode)	F <sub>INF</sub>	10		1250	MHz
Minimum reference or feedback pulse width <sup>1</sup>	F <sub>IMPULSE</sub>	200			ps
Frequency at the Frequency Phase Detector (PFD) (integer mode)	F <sub>PHDETI</sub>	1		312	MHz
Frequency at the PFD (fractional mode)	F <sub>PHDETF</sub>	10	50	125	MHz
Allowable input duty cycle	F <sub>INDUTY</sub>	25		75	%

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate <sup>1, 2, 3</sup>	$F_{XCVREFCLKMAX}$ CASCADE	20		156	20		156	MHz
Reference clock rate at the PFD <sup>4</sup>	$F_{TXREFCLKPFD}$	20		156	20		156	MHz
Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above <sup>4</sup>	$F_{TXREFCLKPFD10G}$	75		156	75		156	MHz
Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) <sup>5</sup>	$F_{TXREFPN}$				-110		-110	dBc /Hz
Phase noise at 10 KHz	$F_{TXREFPN}$				-110		-110	dBc /Hz
Phase noise at 100 KHz	$F_{TXREFPN}$				-115		-115	dBc /Hz
Phase noise at 1 MHz	$F_{TXREFPN}$				-135		-135	dBc /Hz
Reference clock input rise time (10%–90%)	$T_{REFRISE}$		200	500		200	500	ps
Reference clock input fall time (90%–10%)	$T_{REFFALL}$		200	500		200	500	ps
Reference clock duty cycle	$T_{REFDUTY}$	40		60	40		60	%
Spread spectrum modulation spread <sup>6</sup>	Mod_Spread	0.1		3.1	0.1		3.1	%
Spread spectrum modulation frequency <sup>7</sup>	Mod_Freq	TxREF CLKPFD/ (128)	32	TxREF CLKPFD/ (128*63)	32	TxREF CLKPFD/ (128)		KHz

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual  $F_{TxRefClkPFD}$  value by  $20 \times \log_{10} (TxRefClkPFD / 156 \text{ MHz})$ . It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

### 7.4.3

### Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher V<sub>CO</sub> rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.
7. From the PMA mode, the TX\_ELEC\_IDLE port to the XVCN TXP/N pins.  
FTxRefClk = 75 MHz with typical settings.  
For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#). (see page 6)

## 7.4.6 Receiver Performance

The following table describes performance of the receiver.

**Table 53 • PolarFire Transceiver Receiver Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	V <sub>IN</sub>	0		V <sub>DDA</sub> + 0.3	V	
Differential peak-to-peak amplitude	V <sub>IDPP</sub>	140		1250	mV	
Differential termination	V <sub>ITERM</sub>	85			Ω	
	V <sub>ITERM</sub>	100			Ω	
	V <sub>ITERM</sub>	150			Ω	
Common mode voltage	V <sub>ICMDC</sub> <sup>1</sup>	0.7 × V <sub>DDA</sub>		0.9 × V <sub>DDA</sub>	V	DC coupled
Exit electrical idle detection time	T <sub>EIDET</sub>	50	100		ns	
Run length of consecutive identical digits (CID)	C <sub>ID</sub>		200		UI	
CDR PPM tolerance <sup>2</sup>	C <sub>DRPPM</sub>		1.15		% UI	
CDR lock-to-data time	T <sub>LTD</sub>				CDR <sub>REFCLK</sub>	
					UI	
CDR lock-to-ref time	T <sub>LTF</sub>				CDR <sub>REFCLK</sub>	
					UI	
Loss-of-signal detect (Peak Detect Range setting = high) <sup>9</sup>	V <sub>DETLHIGH</sub>				mV	Setting = 1
	V <sub>DETLHIGH</sub>				mV	Setting = 2
	V <sub>DETLHIGH</sub>				mV	Setting = 3
	V <sub>DETLHIGH</sub>				mV	Setting = 4
	V <sub>DETLHIGH</sub>				mV	Setting = 5
	V <sub>DETLHIGH</sub>				mV	Setting = 6
	V <sub>DETLHIGH</sub>				mV	Setting = 7
Loss-of-signal detect (Peak Detect Range setting = low) <sup>9</sup>	V <sub>DETLOW</sub>	65	175		mV	Setting = PCIe <sup>3,7</sup>
	V <sub>DETLOW</sub>	95	190		mV	Setting = SATA <sup>4,8</sup>
	V <sub>DETLOW</sub>	75	170		mV	Setting = 1
	V <sub>DETLOW</sub>	95	185		mV	Setting = 2
	V <sub>DETLOW</sub>	100	190		mV	Setting = 3
	V <sub>DETLOW</sub>	140	210		mV	Setting = 4
	V <sub>DETLOW</sub>	155	240		mV	Setting = 5
	V <sub>DETLOW</sub>	165	245		mV	Setting = 6
	V <sub>DETLOW</sub>	170	250		mV	Setting = 7
Sinusoidal jitter tolerance	T <sub>SJTOL</sub>				UI	>8.5 Gbps – 12.7 Gbps <sup>5,10</sup>

## 7.6.1 FPGA Programming Cycle and Retention

The following table describes FPGA programming cycle and retention.

**Table 68 • FPGA Programming Cycles vs Retention Characteristics**

Programming T <sub>j</sub>	Programming Cycles, Max	Retention Years	Retention Years at T <sub>j</sub>
0 °C to 85 °C	1000	20	85 °C
0 °C to 100 °C	500	20	100 °C
-20 °C to 100 °C	500	20	100 °C
-40 °C to 100 °C	500	20	100 °C
-40 °C to 85 °C	1000	16	100 °C
-40 °C to 55 °C	2000	12	100 °C

**Note:** Power supplied to the device must be valid during programming operations such as programming and verify. Programming recovery mode is available only for in-application programming mode and requires an external SPI flash.

## 7.6.2 FPGA Programming Time

The following tables describe FPGA programming time.

**Table 69 • Master SPI Programming Time (IAP)**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	17	25	s
		MPF300T, TL, TS, TLS	26	32	s
		MPF500T, TL, TS, TLS			s

**Table 70 • Slave SPI Programming Time**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	41 <sup>1</sup>		s
		MPF300T, TL, TS, TLS	50 <sup>1</sup>	60	s
		MPF500T, TL, TS, TLS			s

1. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. Bitstream stored in DDR. DirectC version 4.1.

**Table 71 • JTAG Programming Time**

Parameter	Symbol	Devices	Typ	Max	Unit
Programming time	T <sub>PROG</sub>	MPF100T, TL, TS, TLS			s
		MPF200T, TL, TS, TLS	56		s
		MPF300T, TL, TS, TLS <sup>1</sup>	95		s
		MPF500T, TL, TS, TLS			s

1. Programmer: FlashPro5 with TCK 10 MHz. PC Configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>		ms		One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>		s		Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>		s		Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1</sup>		s		Full scrubbing
Time to verify <sup>5</sup>		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

## 7.6.7 Verify Time

The following tables describe verify time.

**Table 81 • Standalone Fabric Verify Times**

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 <sup>1</sup>	s
	MPF300T, TL, TS, TLS	90 <sup>1</sup>	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 <sup>2</sup>	s
	MPF300T, TL, TS, TLS	55 <sup>2</sup>	s
	MPF500T, TL, TS, TLS		s

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. DirectC version 4.1.

**Notes:**

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

**Table 82 • Verify Time by Programming Hardware**

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Authenticated text read		113.25	114.02	118.5	μs	
Authenticated and decrypted text read		159.59	160.53	166.5	μs	

**Notes:**

- Page size= 252 bytes (non-authenticated), 236 bytes (authenticated).
- Only page reads and writes allowed.
- $T_{PUF\_OVHD}$  is an additional time that occurs on the first R/W, after cold or warm boot, to sNVM using authenticated or encrypted text.

**7.6.10 Secure NVM Programming Cycles**

The following table describes secure NVM programming cycles.

**Table 86 • sNVM Programming Cycles vs. Retention Characteristics**

Programming Temperature	Programming Cycles per Page, Max	Programming Cycles per Block, Max	Retention Years
-40 °C to 100 °C	10,000	100,000	20
-40 °C to 85 °C	10,000	100,000	20
-40 °C to 55 °C	10,000	100,000	20

**Note:** Page size = 128 bytes. Block size = 56 KBytes.

**7.7 System Services**


This section describes system switching and throughput characteristics.

**7.7.1 System Services Throughput Characteristics**

The following table describes system services throughput characteristics.

**Table 87 • System Services Throughput Characteristics**

Parameter	Symbol	Service ID	Typ	Max	Unit	Conditions
Serial number	$T_{Serial}$	00H	65	67	μs	
User code	$T_{User}$	01H	0.8	1.05	μs	
Design information	$T_{Design}$	02H	2.4	2.7	μs	
Device certificate	$T_{Cert}$	03H	255	271	ms	
Read digests	$T_{digest\_read}$	04H	201	215	μs	
Query security locks	$T_{sec\_Query}$	05H	15	17	μs	
Read debug information	$T_{Rd\_debug}$	06H	34	38	μs	
Reserved		07H–0FH				
Secure NVM write plain text	$T_{SNVM\_Wr\_Plain}$	10H				Note 1
Secure NVM write authenticated plain text	$T_{SNVM\_Wr\_Auth}$	11H				Note 1
Secure NVM write authenticated cipher text	$T_{SNVM\_Wr\_Cipher}$	12H				Note 1
Reserved		13H–17H				

**Figure 3 • UJTAG Timing Diagram**

## 7.8.2 UJTAG\_SEC Switching Characteristics

The following table describes characteristics of UJTAG\_SEC switching.

**Table 89 • UJTAG Security Performance Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	$f_{TCK}$				MHz	

## 7.8.3 USPI Switching Characteristics

The following section describes characteristics of USPI switching.

**Table 90 • SPI Macro Interface Timing Characteristics**

Parameter	Symbol	$V_{DDI} = 3.3\text{ V}$ Max	$V_{DDI} = 2.5\text{ V}$ Max	$V_{DDI} = 1.8\text{ V}$ Max	$V_{DDI} = 1.5\text{ V}$ Max	$V_{DDI} = 1.2\text{ V}$ Max	Unit
Propagation delay from the fabric to pins <sup>1</sup>	TPD_MOSI	0.8	1	1.2	1.4	1.6	ns
	TPD_MISO	3.5	3.75	4	4.25	4.5	ns
	TPD_SS	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK	3.5	3.75	4	4.25	4.5	ns
	TPD_MOSI_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SS_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK_OE	3.5	3.75	4	4.25	4.5	ns

- Assumes CL of the relevant I/O standard as described in the input and output delay measurement tables.

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9	2.8	V		
Voltage sensing accuracy	-1.5	1.5	%		

**Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing**

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation				
	T <sub>JTAG_ACTIVE</sub> <sup>1, 2</sup>	45	52	ns
	T <sub>MESH_ERR</sub> <sup>2</sup>	1.8	2.2	μs
	T <sub>CLK_GLITCH</sub> <sup>1, 2</sup>			ns
	T <sub>CLK_FREQ</sub> <sup>1, 2</sup>			μs
	T <sub>LOW_1P05</sub> <sup>2</sup>	70	108	μs
	T <sub>HIGH_1P8</sub> <sup>2</sup>	85	120	μs
	T <sub>HIGH_2P5</sub> <sup>2</sup>	130	520	μs
	T <sub>GLITCH_1P05</sub> <sup>2</sup>			μs
	T <sub>SECDEC</sub> <sup>1, 2</sup>			μs
	T <sub>DRI_ERR</sub> <sup>2</sup>	14	18	μs
	T <sub>WDOG</sub> <sup>1, 2</sup>			μs
	T <sub>LOCK_ERR</sub> <sup>2</sup>			μs
Time from system controller instruction execution to flag generation				
	T <sub>INST_BUF_ACCESS</sub> <sup>2, 3</sup>	4	5	μs
	T <sub>INST_DEBUG</sub> <sup>2, 3</sup>	3.3	4	μs
	T <sub>INST_CHK_DIGEST</sub> <sup>2, 3</sup>	1.8	3	μs
	T <sub>INST_EC_SETUP</sub> <sup>2, 3</sup>	1.8	2	μs
	T <sub>INST_FACT_PRIV</sub> <sup>2, 3</sup>	3.8	5	μs
	T <sub>INST_KEY_VAL</sub> <sup>2, 3</sup>	2.5	3.1	μs
	T <sub>INST_MISC</sub> <sup>2, 3</sup>	1.5	2	μs
	T <sub>INST_PASSCODE_MATCH</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_SETUP</sub> <sup>2, 3</sup>	4.2	5	μs
	T <sub>INST_PROG</sub> <sup>2, 3</sup>	3.8	4.1	μs
	T <sub>INST_PUB_INFO</sub> <sup>2, 3</sup>	4	4.5	μs
	T <sub>INST_ZERO_RECO</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_FAIL</sub> <sup>2, 3</sup>	170	180	μs
	T <sub>INST_KEY_VAL_FAIL</sub> <sup>2, 3</sup>	92	110	μs
	T <sub>INST_UNUSED</sub> <sup>2, 3</sup>	4	5	μs
Time from sending the CLEAR to deassertion on FLAG	T <sub>CLEAR_FLAG</sub>	17	23	ns

1. Not available during Flash\*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

**Table 94 • Tamper Macro Response Timing Characteristics**

Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T <sub>I_O_DISABLE</sub>	40	50	ns

**Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>M</sub> SCK			40	MHz	

**Table 108 • SPI Slave Mode (PolarFire Slave)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>S</sub> SCK			80	MHz	

### 7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

**Table 109 • SmartDebug Probe Performance Characteristics**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum frequency of probe signal	F <sub>MAX</sub>	100	100	100	100	MHz
Minimum delay of probe signal	T <sub>Min_delay</sub>	13	12	13	12	ns
Maximum delay of probe signal	T <sub>Max_delay</sub>	13	12	13	12	ns

### 7.10.4 DEVRST\_N Switching Characteristics

The following table describes characteristics of DEVRST\_N switching.

**Table 110 • DEVRST\_N Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR <sub>RAMP</sub>		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR <sub>ASSERT</sub>	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR <sub>DEASSERT</sub>		2.75		ms	The minimum time DEVRST_N needs to be de-asserted before assertion

### 7.10.5 FF\_EXIT Switching Characteristics

The following table describes characteristics of FF\_EXIT switching.

**Table 111 • FF\_EXIT Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
FF_EXIT_N ramp rate	FF <sub>RAMP</sub>		10		μs	
Minimum FF_EXIT_N assert time	FF <sub>ASSERT</sub>	1			μs	The minimum time for FF_EXIT_N to be recognized
Minimum FF_EXIT_N de-assert time	FF <sub>DEASSERT</sub>	170			μs	The minimum time FF_EXIT_N needs to be de-asserted before assertion

ECDSA SigVer, P-384/SHA-384	1024 8K	6421841 6273510	5759 5759
Key Agreement (KAS), P-384		5039125	6514
Point Multiply, P-256 <sup>1</sup>		5176923	4482
Point Multiply, P-384 <sup>1</sup>		12043199	5319
Point Multiply, P-521 <sup>1</sup>		26887187	6698
Point Addition, P-384		3018067	5779
KeyGen (PKG), P-384		12055368	6908
Point Verification, P-384		5091	3049

1. With DPA counter measures.

**Table 120 • IFC (RSA)**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Encrypt, RSA-2048, e=65537	2048	436972	8,972
Encrypt, RSA-3072, e=65537	3072	962162	12,583
Decrypt, RSA-2048 <sup>1</sup> , CRT	2048	26862392	15900
Decrypt, RSA-3072 <sup>1</sup> , CRT	3072	75153782	22015
Decrypt, RSA-4096, CRT	4096	89235615	23710
Decrypt, RSA-3072, CRT	3072	37880180	18638
SigGen, RSA-3072/SHA-384 <sup>1</sup> ,CRT, PKCS #1 V 1.5	1024 8K	75197644 75213653	20032 19303
SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5	1024 8K	148090970 148102576	14642 13936
SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5	1024 8K	970991 982011	12000 11769
SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5	1024 8K	443493 453007	8436 8436
SigGen, RSA-3072/SHA-384, ANSI X9.31	1024 8K	147138254 147155896	13945 13523
SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31	1024 8K	973269 983255	11313 11146

1. With DPA counter measures.

**Table 121 • FFC (DH)**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SigGen, DSA-3072/SHA-384 <sup>1</sup>	1024 8K	27932907 27942415	13969 13501
SigGen, DSA-3072/SHA-384	1024	12086356	13602
SigVer, DSA-3072/SHA-384	1024 8K	24597916 24229420	15662 15133