



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	300000
Total RAM Bits	21094400
Number of I/O	512
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FCBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcg1152e">https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcg1152e</a>

## 4 Device Offering

The following table lists the PolarFire FPGA device options using the MPF300T as an example. The MPF100T, MPF200T, and MPF500T device densities have identical offerings.

**Table 1 • PolarFire FPGA Device Options**

Device Options	Extended Commercial 0 °C–100 °C	Industrial –40 °C–100 °C	STD	–1	Transceivers T	Lower Static Power L	Data Security S
MPF300T	Yes	Yes	Yes	Yes	Yes		
MPF300TL	Yes	Yes	Yes		Yes	Yes	
MPF300TS		Yes	Yes	Yes	Yes		Yes
MPF300TLS		Yes	Yes		Yes	Yes	Yes

Parameter	Symbol	Min	Typ	Max	Unit
Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup>	V <sub>DDA</sub>	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V <sub>DD18</sub>	1.71	1.80	1.89	V
FPGA core and FPGA PLL high-voltage supply	V <sub>DD25</sub>	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V <sub>DDA25</sub>	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V <sub>DD_XCVR_CLK</sub>	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V <sub>DD_XCVR_CLK</sub>	2.375	2.5	2.625	V
Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>	XCVR <sub>VREF</sub>	Ground		V <sub>DD_XCVR_CLK</sub>	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>	V <sub>DDix</sub>	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>	V <sub>DDix</sub>	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V <sub>DDI3</sub>	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDix</sub> = 3.3 V nominal <sup>2,4</sup>	V <sub>DDAUXx</sub>	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDix</sub> = 2.5 V nominal or lower <sup>2,4</sup>	V <sub>DDAUXx</sub>	2.375	2.5	2.625	V
Extended commercial temperature range	T <sub>J</sub>	0		100	°C
Industrial temperature range	T <sub>J</sub>	–40		100	°C
Extended commercial programming temperature range	T <sub>PRG</sub>	0		100	°C
Industrial programming temperature range	T <sub>PRG</sub>	–40		100	°C

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDix</sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAUXx</sub> must be connected to the V<sub>DDix</sub> supply for that bank. If V<sub>DDix</sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAUXx</sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as VDDix and VDDAUXx.

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>OL</sub> Min (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)	V <sub>OH</sub> Max (V)	I <sub>OL</sub> <sup>2,6</sup> mA	I <sub>OH</sub> <sup>2,6</sup> mA
HSTL135I <sup>4</sup>	1.283	1.35	1.418	0.2	0.8	x	x	V <sub>OL</sub> /50	(V <sub>DDI</sub> - V <sub>OH</sub> ) /50
HSTL135II <sup>4</sup>	1.283	1.35	1.418	0.2	0.8	x	x	V <sub>OL</sub> /25	(V <sub>DDI</sub> - V <sub>OH</sub> ) /25
HSTL12I <sup>4</sup>	1.14	1.2	1.26	0.1	0.9	x	x	V <sub>OL</sub> /50	(V <sub>DDI</sub> - V <sub>OH</sub> ) /50
HSTL12II <sup>4</sup>	1.14	1.2	1.26	0.1	0.9	x	x	V <sub>OL</sub> /25	(V <sub>DDI</sub> - V <sub>OH</sub> ) /25
HSUL18I <sup>4</sup>	1.71	1.8	1.89	0.1	0.9	x	x	V <sub>OL</sub> /55	(V <sub>DDI</sub> - V <sub>OH</sub> ) /55
HSUL18II <sup>4</sup>	1.71	1.8	1.89	0.1	0.9	x	x	V <sub>OL</sub> /25	(V <sub>DDI</sub> - V <sub>OH</sub> ) /25
HSUL12I <sup>4</sup>	1.14	1.2	1.26	0.1	0.9	x	x	V <sub>OL</sub> /40	(V <sub>DDI</sub> - V <sub>OH</sub> ) /40
POD12I <sup>4,5</sup>	1.14	1.2	1.26	0.5	x	x	x	V <sub>OL</sub> /48	(V <sub>DDI</sub> - V <sub>OH</sub> ) /48
POD12II <sup>4,5</sup>	1.14	1.2	1.26	0.5	x	x	x	V <sub>OL</sub> /34	(V <sub>DDI</sub> - V <sub>OH</sub> ) /34

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I<sub>OL</sub>/I<sub>OH</sub> units for impedance standards in amps (not mA).
5. VOH\_MAX based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
  - a. HSIO lane: 120 mA per 12 IO buffers.
  - b. GPIO lane: 160 mA per 12 IO buffers.

**Note:** 3.3 V and 2.5 V are only supported in GPIO banks.

### 6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

**Table 14 • Differential DC Input Levels**

I/O Standard	Bank Type	VICM_RANGE Libero Setting	V <sub>ICM</sub> <sup>1,3</sup> Min (V)	V <sub>ICM</sub> <sup>1,3</sup> Typ (V)	V <sub>ICM</sub> <sup>1,3</sup> Max (V)	V <sub>ID</sub> <sup>2</sup> Min (V)	V <sub>ID</sub> Typ (V)	V <sub>ID</sub> Max (V)
LVDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18 <sup>4</sup>	GPIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Single-ended termination to $V_{SS}^{4,5}$	Internal	-20	120	20	$\Omega$	$V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$
	parallel termination to $V_{SS}$	-20	240	20	$\Omega$	$V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ .
3. For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.
4. Measured at 50% of  $V_{DDI}$ .
5. Supported terminations vary with the IO type regardless of  $V_{DDI}$  nominal voltage. Refer to Libero for available combinations.

Standard	Description	$V_L^1$	$V_H^1$	$V_{ID}^2$	$V_{ICM}^2$	$V_{MEAS}^{3,4}$	$V_{REF}^{1,5}$	Unit
HSUL18I	HSUL 1.8 V Class I	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			$V_{REF}$	0.90	V
HSUL18II	HSUL 1.8 V Class II	$V_{REF} -$ 0.54	$V_{REF} +$ 0.54			$V_{REF}$	0.90	V
HSUL12	HSUL 1.2 V	$V_{REF} -$ .22	$V_{REF} +$ .22			$V_{REF}$	0.60	V
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	$V_{REF} -$ .15	$V_{REF} +$ .15			$V_{REF}$	0.84	V
POD12II	POD 1.2 V Class II	$V_{REF} -$ .15	$V_{REF} +$ .15			$V_{REF}$	0.84	V
LVDS33	Low-voltage differential signaling (LVDS) 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
LVDS25	LVDS 2.5 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
LVDS18	LVDS 1.8 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.900	0		V
RSDS33	RSDS 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
RSDS25	RSDS 2.5 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
RSDS18	RSDS 1.8 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
MINILVDS33	Mini-LVDS 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
MINILVDS25	Mini-LVDS 2.5 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
MINILVDS18	Mini-LVDS 1.8 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	1.250	0		V
SUBLVDS33	Sub-LVDS 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.900	0		V
SUBLVDS25	Sub-LVDS 2.5 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.900	0		V
SUBLVDS18	Sub-LVDS 1.8 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.900	0		V
PPDS33	Point-to-point differential signaling 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.800	0		V
PPDS25	PPDS 2.5 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.800	0		V
PPDS18	PPDS 1.8 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.800	0		V
SLVS33	Scalable low- voltage signaling 3.3 V	$V_{ICM} -$ .125	$V_{ICM} +$ .125	0.250	0.200	0		V

### 7.1.5 Maximum PHY Rate for Memory Interface IP

The following tables provide information about the maximum PHY rate for memory interface IP.

**Table 28 • Maximum PHY Rate for Memory Interfaces IP for HSIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR4	8:1	1.8 V	1.2 V	1333	1600	167	200
DDR3	8:1	1.8 V	1.5 V	1067	1333	133	167
DDR3L	8:1	1.8 V	1.35 V	1067	1333	133	167
LPDDR3	8:1	1.8 V	1.2 V	1067	1333	133	167
QDRII+	8:1	1.8 V	1.5 V	900	1100	112.5	137.5
RLDRAM3 <sup>1</sup>	8:1	1.8 V	1.35 V	1067	1067	133	133
RLDRAM3 <sup>1</sup>	4:1	1.8 V	1.35 V	667	800	167	200
RLDRAM3 <sup>1</sup>	2:1	1.8 V	1.35 V	333	400	167	200
RLDRAM2 <sup>1</sup>	8:1	1.8 V	1.8 V	800	1067	100	133
RLDRAM2 <sup>1</sup>	4:1	1.8 V	1.8 V	667	800	167	200
RLDRAM2 <sup>1</sup>	2:1	1.8 V	1.8 V	333	400	167	200

1. RLDRAM2 and RLDRAM3 are not supported with a soft IP controller currently.

**Table 29 • Maximum PHY Rate for Memory Interfaces IP for GPIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR3	8:1	2.5 V	1.5 V	800	1067	100	133
QDRII+	8:1	2.5 V	1.5 V	900	900	113	113
RLDRAM2 <sup>1</sup>	4:1	2.5 V	1.8 V	800	800	200	200
RLDRAM2 <sup>1</sup>	2:1	2.5 V	1.8 V	400	400	200	200

1. RLDRAM2 is currently not supported with a soft IP controller.

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V -1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V -1	Unit	Condition
Regional clock duty cycle distortion	T <sub>DCCR</sub>	120	120	120	120	ps	At 250 MHz

The following table provides clocking specifications from -40 °C to 100 °C.

**Table 36 • High-Speed I/O Clock Characteristics (-40 °C to 100 °C)**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V -1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V -1	Unit	Condition
High-speed I/O clock F <sub>MAX</sub>	F <sub>MAXB</sub>	1000	1250	1000	1250	MHz	HSIO and GPIO
High-speed I/O clock skew <sup>1</sup>	F <sub>SKEWB</sub>	30	20	30	20	ps	HSIO without bridging
	F <sub>SKEWB</sub>	600	500	600	500	ps	HSIO with bridging
	F <sub>SKEWB</sub>	45	35	45	35	ps	GPIO without bridging
	F <sub>SKEWB</sub>	75	60	75	60	ps	GPIO with bridging
High-speed I/O clock duty cycle distortion <sup>2</sup>	T <sub>DCB</sub>	90	90	90	90	ps	HSIO without bridging
	T <sub>DCB</sub>	115	115	115	115	ps	HSIO with bridging
	T <sub>DCB</sub>	90	90	90	90	ps	GPIO without bridging
	T <sub>DCB</sub>	115	115	115	115	ps	GPIO with bridging

1. F<sub>SKEWB</sub> is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times for any I/O standard.

## 7.2.2

### PLL

The following table provides information about PLL.

**Table 37 • PLL Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Input clock frequency (integer mode)	F <sub>INI</sub>	1		1250	MHz
Input clock frequency (fractional mode)	F <sub>INF</sub>	10		1250	MHz
Minimum reference or feedback pulse width <sup>1</sup>	F <sub>INPULSE</sub>	200			ps
Frequency at the Frequency Phase Detector (PFD) (integer mode)	F <sub>PHDETI</sub>	1		312	MHz
Frequency at the PFD (fractional mode)	F <sub>PHDETF</sub>	10	50	125	MHz
Allowable input duty cycle	F <sub>INDUTY</sub>	25		75	%

Parameter	Symbol	Min	Typ	Max	Unit
Maximum input period clock jitter (reference and feedback clocks) <sup>2</sup>	F <sub>MAXINJ</sub>		120	1000	ps
PLL VCO frequency	F <sub>VCO</sub>	800		5000	MHz
Loop bandwidth (Int) <sup>3</sup>	F <sub>BW</sub>	F <sub>PHDET</sub> /55	F <sub>PHDET</sub> /44	F <sub>PHDET</sub> /30	MHz
Loop bandwidth (FRAC) <sup>3</sup>	F <sub>BW</sub>	F <sub>PHDET</sub> /91	F <sub>PHDET</sub> /77	F <sub>PHDET</sub> /56	MHz
Static phase offset of the PLL outputs <sup>4</sup>	T <sub>SPO</sub>			Max (±60 ps, ±0.5 degrees)	ps
	T <sub>OUTJITTER</sub>				ps
PLL output duty cycle precision	T <sub>OUTDUTY</sub>	48		54	%
PLL lock time <sup>5</sup>	T <sub>LOCK</sub>			Max (6.0 μs, 625 PFD cycles)	μs
PLL unlock time <sup>6</sup>	T <sub>UNLOCK</sub>	2		8	PFD cycles
PLL output frequency	F <sub>OUT</sub>	0.050		1250	MHz
Minimum reset pulse width	T <sub>MRPW</sub>				μs
Maximum delay in the feedback path <sup>7</sup>	F <sub>MAXDFB</sub>			1.5	PFD cycles
Spread spectrum modulation spread <sup>8</sup>	Mod_Spread	0.1		3.1	%
Spread spectrum modulation frequency <sup>9</sup>	Mod_Freq	F <sub>PHDET</sub> /(128x63)	32	F <sub>PHDET</sub> /(128)	KHz

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW\_PROP\_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW\_PROP\_CTRL = "00" and can be increased if BW\_PROP\_CTRL = "10" and will be at the highest value if BW\_PROP\_CTRL = "11".
4. Maximum (±3-Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/F<sub>REF</sub>. For example, F<sub>REF</sub> = 25 MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

**Note:** In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth < (0.0017 \* VCO Frequency) – 0.4863 MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

### 7.2.3

#### DLL

The following table provides information about DLL.

**Table 38 • DLL Electrical Characteristics**

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Input reference clock frequency	F <sub>INF</sub>	133		800	MHz
Input feedback clock frequency	F <sub>INFDBF</sub>	133		800	MHz
Primary output clock frequency	F <sub>OUTPF</sub>	133		800	MHz

**Table 44 •  $\mu$ SRAM Performance**

Parameter	Symbol	$V_{DD} =$	$V_{DD} =$	$V_{DD} =$	$V_{DD} =$	Unit	Condition
		1.0 V – STD	1.0 V – 1	1.05 V – STD	1.05 V – 1		
Operating frequency	$F_{MAX}$	400	415	450	480	MHz	Write-port
Read access time	$T_{ac}$		2		2	ns	Read-port

**Table 45 •  $\mu$ PROM Performance**

Parameter	Symbol	$V_{DD} =$	$V_{DD} =$	$V_{DD} =$	$V_{DD} =$	Unit
		1.0 V – STD	1.0 V – 1	1.05 V – STD	1.05 V – 1	
Read access time	$T_{ac}$	10	10	10	10	ns

## 7.4 Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

### 7.4.1 Transceiver Performance

The following table describes transceiver performance.

**Table 46 • PolarFire Transceiver and TXPLL Performance**

Parameter	Symbol	STD	STD	STD	–1	–1	–1	Unit
		Min	Typ	Max	Min	Typ	Max	
Tx data rate <sup>1,2</sup>	$F_{TXRate}$	0.25		10.3125	0.25		12.7	Gbps
Tx OOB (serializer bypass) data rate	$F_{TXRateOOB}$	DC		1.5	DC		1.5	Gbps
Rx data rate when AC coupled <sup>2</sup>	$F_{RxRateAC}$	0.25		10.3125	0.25		12.7	Gbps
Rx data rate when DC coupled	$F_{RxRateDC}$	0.25		3.2	0.25		3.2	Gbps
Rx OOB (deserializer bypass) data rate	$F_{TXRateOOB}$	DC		1.25	DC		1.25	Gbps
TXPLL output frequency <sup>3</sup>	$F_{TXPLL}$	1.6		6.35	1.6		6.35	GHz
Rx CDR mode	$F_{RXCDR}$	0.25		10.3125	0.25		10.3125	Gbps
Rx DFE mode <sup>2</sup>	$F_{RXDFE}$	3.0		10.3125	3.0		12.7	Gbps
Rx Eye Monitor mode <sup>2</sup>	$F_{RXEyeMon}$	3.0		10.3125	3.0		12.7	Gbps

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).
3. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

### 7.4.2 Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

**Table 47 • PolarFire Transceiver Reference Clock AC Requirements**

Parameter	Symbol	STD	STD	STD	–1	–1	–1	Unit
		Min	Typ	Max	Min	Typ	Max	
Reference clock input rate <sup>1,2</sup>	$F_{TXREFCLK}$	20		800	20		800	MHz

Parameter	Modes <sup>1</sup>	STD	STD	-1	-1	Unit
		Min	Max	Min	Max	
Transceiver RX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		260		320	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		130		160	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) <sup>1</sup>		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		130		160	MHz
Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks)	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) <sup>1</sup>		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup>		130		160	MHz

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions](#) (see page 6).

**Note:** Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

**Table 55 • PCI Express Gen2**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.35	UI
Receiver jitter tolerance	5.0 Gbps	0.4		UI

**Note:** With add-in card as specified in PCI Express CEM Rev 2.0.

## 7.5.2 Interlaken

The following table describes Interlaken.

**Table 56 • Interlaken**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	6.375 Gbps		0.3	UI
	10.3125 Gbps		0.3	UI
	12.7 Gbps <sup>1</sup>			UI
Receiver jitter tolerance	6.375 Gbps	0.6		UI
	10.3125 Gbps	0.65		UI
	12.7 Gbps <sup>1</sup>			UI

- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions](#) (see page 6).

## 7.5.3 10GbE (10GBASE-R, and 10GBASE-KR)

The following table describes 10GbE (10GBASE-R).

**Table 57 • 10GbE (10GBASE-R)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps		0.28	UI
Receiver jitter tolerance	10.3125 Gbps	0.7		UI

The following table describes 10GbE (10GBASE-KR).

**Table 58 • 10GbE (10GBASE-KR)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps			UI
Receiver jitter tolerance	10.3125 Gbps			UI

The following table describes 10GbE (XAUI).

**Table 59 • 10GbE (XAUI)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter (near end)	3.125 Gbps		0.35	UI
Total transmit jitter (far end)			0.55	UI
Receiver jitter tolerance	3.125 Gbps	0.65		UI

The following table describes 10GbE (RXAUI).

**Table 60 • 10GbE (RXAUI)**

	Data Rate	Min	Max	Unit
Total transmit jitter	6.25 Gbps			UI
Receiver jitter tolerance	6.25 Gbps			UI

**7.5.4****1GbE (1000BASE-T)**

The following table describes 1GbE (1000BASE-T).

**Table 61 • 1GbE (1000BASE-T)**

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

The following table describes 1GbE (1000BASE-X).

**Table 62 • 1GbE (1000BASE-X)**

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

**7.5.5****SGMII and QSGMII**

The following table describes SGMII.

**Table 63 • SGMII**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps		0.24	UI
Receiver jitter tolerance	1.25 Gbps	0.749		UI

The following table describes QSGMII.

**Table 64 • QSGMII**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.3	UI
Receiver jitter tolerance	5.0 Gbps	0.65		UI

**7.5.6****SDI**

The following table describes SDI.

**Table 65 • SDI**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter				UI
Receiver jitter tolerance				UI

### 7.6.3 FPGA Bitstream Sizes

The following table describes FPGA bitstream sizes.

**Table 72 • Initialization Client Sizes**

Device	Plaintext	Ciphertext
MPF100T, TL, TS, TLS		
MPF200T, TL, TS, TLS	2916 KB	3006 KB
MPF300T, TL, TS, TLS	4265 KB	4403 KB
MPF500T, TL, TS, TLS		

**Note:** Worst case initializing all fabric LSRAM, USRAM, and UPROM.

**Table 73 • Bitstream Sizes**

File	Devices	FPGA	Security	SNVM (all pages)	FPGA+ SNVM	FPGA+ Sec	SNVM+ Sec	FPGA+ SNVM+ Sec
SPI	MPF100T, TL, TS, TLS							
DAT	MPF100T, TL, TS, TLS							
SPI	MPF200T, TL, TS, TLS	5.9 MB	3.4 KB	59.7 KB	5.9 MB	5.9 MB	62.2 KB	6.0 MB
DAT	MPF200T, TL, TS, TLS	5.9 MB	7.3 KB	61.2 KB	6.0 MB	5.9 MB	66.3 KB	6.0 MB
SPI	MPF300T, TL, TS, TLS	9.3 MB	3.5 KB	59.7 KB	9.6 MB	9.5 MB	62.2 KB	9.6 MB
DAT	MPF300T, TL, TS, TLS	9.3 MB	7.6 KB	61.2 KB	9.6 MB	9.5 MB	66.3 KB	9.6 MB
SPI	MPF500T, TL, TS, TLS							
DAT	MPF500T, TL, TS, TLS							

### 7.6.4 Digest Cycles

Digests verify the integrity of the programmed non-volatile data. Digests are a cryptographic hash of various data areas. Any digest that reports back an error raises the digest tamper flag.

**Table 74 • Maximum Number of Digest Cycles**

Digest T <sub>i</sub>	Storage and Operating T <sub>i</sub>	Retention Since Programmed (N = Number Digests During that Time) <sup>1</sup>							Unit	Retention
		N ≤300	N = 500	N = 1000	N = 1500	N = 2000	N = 4000	N = 6000		
–40 to 100	–40 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
–40 to 100	0 to 100	20 × LF	17 × LF	12 × LF	10 × LF	8 × LF	4 × LF	2 × LF	°C	Years
–40 to 85	–40 to 85	20 × LF	20 × LF	20 × LF	20 × LF	16 × LF	8 × LF	4 × LF	°C	Years
–40 to 55	–40 to 55	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	20 × LF	°C	Years

1. LF = Lifetime factor as defined by the number of programming cycles the device has seen under the conditions listed in the following table.

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9		2.8	V	
Voltage sensing accuracy	-1.5		1.5	%	

**Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing**

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation	T <sub>JTAG_ACTIVE</sub> <sup>1, 2</sup>	45	52	ns
	T <sub>MESH_ERR</sub> <sup>2</sup>	1.8	2.2	μs
	T <sub>CLK_GLITCH</sub> <sup>1, 2</sup>			ns
	T <sub>CLK_FREQ</sub> <sup>1, 2</sup>			μs
	T <sub>LOW_1P05</sub> <sup>2</sup>	70	108	μs
	T <sub>HIGH_1P8</sub> <sup>2</sup>	85	120	μs
	T <sub>HIGH_2P5</sub> <sup>2</sup>	130	520	μs
	T <sub>GLITCH_1P05</sub> <sup>2</sup>			μs
	T <sub>SECDEC</sub> <sup>1, 2</sup>			μs
	T <sub>DRI_ERR</sub> <sup>2</sup>	14	18	μs
	T <sub>WDOG</sub> <sup>1, 2</sup>			μs
T <sub>LOCK_ERR</sub> <sup>2</sup>			μs	
Time from system controller instruction execution to flag generation	T <sub>INST_BUF_ACCESS</sub> <sup>2, 3</sup>	4	5	μs
	T <sub>INST_DEBUG</sub> <sup>2, 3</sup>	3.3	4	μs
	T <sub>INST_CHK_DIGEST</sub> <sup>2, 3</sup>	1.8	3	μs
	T <sub>INST_EC_SETUP</sub> <sup>2, 3</sup>	1.8	2	μs
	T <sub>INST_FACT_PRIV</sub> <sup>2, 3</sup>	3.8	5	μs
	T <sub>INST_KEY_VAL</sub> <sup>2, 3</sup>	2.5	3.1	μs
	T <sub>INST_MISC</sub> <sup>2, 3</sup>	1.5	2	μs
	T <sub>INST_PASSCODE_MATCH</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_SETUP</sub> <sup>2, 3</sup>	4.2	5	μs
	T <sub>INST_PROG</sub> <sup>2, 3</sup>	3.8	4.1	μs
	T <sub>INST_PUB_INFO</sub> <sup>2, 3</sup>	4	4.5	μs
	T <sub>INST_ZERO_RECO</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_FAIL</sub> <sup>2, 3</sup>	170	180	μs
	T <sub>INST_KEY_VAL_FAIL</sub> <sup>2, 3</sup>	92	110	μs
T <sub>INST_UNUSED</sub> <sup>2, 3</sup>	4	5	μs	
Time from sending the CLEAR to deassertion on FLAG	T <sub>CLEAR_FLAG</sub>	17	23	ns

1. Not available during Flash\*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

**Table 94 • Tamper Macro Response Timing Characteristics**

Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T <sub>IO_DISABLE</sub>	40	50	ns

Parameter	Symbol	Typ	Max	Unit
Time from negation of RESPONSE to all I/Os re-enabled	T <sub>CLR_IO_DISABLE</sub>	28	38	μs
Time from triggering the response to security locked	T <sub>LOCKDOWN</sub>			ns
Time from negation of RESPONSE to earlier security unlock condition	T <sub>CLR_LOCKDOWN</sub>			ns
Time from triggering the response to device enters RESET	T <sub>tr_RESET</sub>	11.7	14	μs
Time from triggering the response to start of zeroization	T <sub>tr_ZEROLISE</sub>	7.4	8.2	ms

## 7.8.5 System Controller Suspend Switching Characteristics

The following table describes the characteristics of system controller suspend switching.

**Table 95 • System Controller Suspend Entry and Exit Characteristics**

Parameter	Symbol	Definition	Typ	Max	Unit
Time from TRSTb falling edge to SUSPEND_EN signal assertion	T <sub>suspend_tr</sub> <sup>1,2</sup>	Suspend entry time from TRST_N assertion	42	44	ns
Time from TRSTb rising edge to ACTIVE signal assertion	T <sub>suspend_exit</sub>	Suspend exit time from TRST_N negation	361	372	ns

- ACTIVE indicates that the system controller is inactive or active regardless of the state of SUSPEND\_EN.
- ACTIVE signal must never be asserted with SUSPEND\_EN is asserted.

## 7.8.6 Dynamic Reconfiguration Interface

The following table provides interface timing information for the DRI, which is an embedded APB slave interface within the FPGA fabric that does not use FPGA resources.

**Table 96 • Dynamic Reconfiguration Interface Timing Characteristics**

Parameter	Symbol	Max	Unit
PCLK frequency	F <sub>PD_PCLK</sub>	200	MHz

## 7.9 Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market. The following tables describes both cold-boot (from power-on) and warm-boot (assertion of DEVRST\_N pin or assertion of reset from the tamper macro) timing. The power-up diagrams assume all power supplies to the device are stable.

### 7.9.1 Power-On (Cold) Reset Initialization Sequence

The following cold reset timing diagram shows the initialization sequencing of the device.

### 7.9.4 Design Dependence of T<sub>PUFT</sub> and T<sub>WRFT</sub>

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T<sub>PCIE</sub>, T<sub>XCVR</sub>, T<sub>LSRAM</sub>, and T<sub>USRAM</sub> can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB\_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB\_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

**Note:** T<sub>PCIE</sub>, T<sub>XCVR</sub>, T<sub>LSRAM</sub>, T<sub>USRAM</sub>, and T<sub>CALIB</sub> are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with I/O calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables. Note that I/O calibration may extend beyond T<sub>PUFT</sub> (as I/O calibration process is independent of main device power-on and is instead dependent on I/O bank supply relative power-on time and ramp times). The previous timing diagram for power-on initialization shows the earliest that I/Os could be enabled, if the I/O power supplies are powered on before or at the same time as the main supplies.

### 7.9.5 Cold Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

**Table 99 • Cold Boot**

Power-On (Cold) Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – T <sub>IN_ACTIVE(cold)</sub>	1.17	4.51	7.84	ms
Time when weak pull-ups are enabled – T <sub>PU_PD_ACTIVE(cold)</sub>	1.17	4.51	7.84	ms
Time when fabric is operational – T <sub>FAB_READY(cold)</sub>	1.20	4.54	7.87	ms
Time when output pins start driving – T <sub>OUT_ACTIVE(cold)</sub>	1.22	4.56	7.89	ms

### 7.9.6 Warm Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

**Table 100 • Warm Boot**

Warm Reset to Fabric and I/O Operational	Min	Typ	Max	Unit
Time when input pins start working – T <sub>IN_ACTIVE(warm)</sub>	0.91	1.76	2.62	ms
Time when weak pull-ups/pull-downs are enabled – T <sub>PU_PD_ACTIVE(warm)</sub>	0.91	1.76	2.62	ms
Time when fabric is operational – T <sub>FAB_READY(warm)</sub>	0.94	1.79	2.65	ms
Time when output pins start driving – T <sub>OUT_ACTIVE(warm)</sub>	0.96	1.81	2.67	ms

### 7.9.7 Miscellaneous Initialization Parameters

In the following table, T<sub>FAB\_READY</sub> refers to either T<sub>FAB\_READY(cold)</sub> or T<sub>FAB\_READY(warm)</sub> as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.

**Table 104 • Flash\*Freeze**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
The time from Flash*Freeze entry command to the Flash*Freeze state	T <sub>FF_ENTRY</sub>		59		μs	
The time from Flash*Freeze exit pin assertion to fabric operational state	T <sub>FF_FABRIC_UP</sub>		133		μs	
The time from Flash*Freeze exit pin assertion to I/Os operational	T <sub>FF_IO_ACTIVE</sub>		143		μs	

## 7.10 Dedicated Pins

The following section describes the dedicated pins.

### 7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

**Table 105 • JTAG Electrical Characteristics**

Symbol	Description	Min	Typ	Max	Unit	Condition
T <sub>DISU</sub>	TDI input setup time	0.0			ns	
T <sub>DIHD</sub>	TDI input hold time	2.0			ns	
T <sub>TSSU</sub>	TMS input setup time	1.5			ns	
T <sub>TSHD</sub>	TMS input hold time	1.5			ns	
F <sub>TCK</sub>	TCK frequency			25	MHz	
T <sub>TCKDC</sub>	TCK duty cycle	40		60	%	
T <sub>TDOCQ</sub>	TDO clock to Q out			8.4	ns	C <sub>LOAD</sub> = 40 pf
T <sub>TRSTBCQ</sub>	TRSTB clock to Q out			23.5	ns	C <sub>LOAD</sub> = 40 pf
T <sub>TRSTBPW</sub>	TRSTB min pulse width	50			ns	
T <sub>TRSTBREM</sub>	TRSTB removal time	0.0			ns	
T <sub>TRSTBREC</sub>	TRSTB recovery time	12.0			ns	
C <sub>INTDI</sub>	TDI input pin capacitance			5.3	pf	
C <sub>INTMS</sub>	TMS input pin capacitance			5.3	pf	
C <sub>INTCK</sub>	TCK input pin capacitance			5.3	pf	
C <sub>INTRSTB</sub>	TRSTB input pin capacitance			5.3	pf	

### 7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

**Table 106 • SPI Master Mode (PolarFire Master) During Programming**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>MSCK</sub>			20	MHz	

**Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>MSCK</sub>			40	MHz	

**Table 108 • SPI Slave Mode (PolarFire Slave)**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F <sub>SSCK</sub>			80	MHz	

### 7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

**Table 109 • SmartDebug Probe Performance Characteristics**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum frequency of probe signal	F <sub>MAX</sub>	100	100	100	100	MHz
Minimum delay of probe signal	T <sub>Min_delay</sub>	13	12	13	12	ns
Maximum delay of probe signal	T <sub>Max_delay</sub>	13	12	13	12	ns

### 7.10.4 DEVRST\_N Switching Characteristics

The following table describes characteristics of DEVRST\_N switching.

**Table 110 • DEVRST\_N Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR <sub>RAMP</sub>		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR <sub>ASSERT</sub>	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR <sub>DEASSERT</sub>	2.75			ms	The minimum time DEVRST_N needs to be de-asserted before assertion

### 7.10.5 FF\_EXIT Switching Characteristics

The following table describes characteristics of FF\_EXIT switching.

**Table 111 • FF\_EXIT Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
FF_EXIT_N ramp rate	FF <sub>RAMP</sub>		10		μs	
Minimum FF_EXIT_N assert time	FF <sub>ASSERT</sub>	1			μs	The minimum time for FF_EXIT_N to be recognized
Minimum FF_EXIT_N de-assert time	FF <sub>DEASSERT</sub>	170			μs	The minimum time FF_EXIT_N needs to be de-asserted before assertion

## 7.11 User Crypto

The following section describes user crypto.

### 7.11.1 TeraFire 5200B Switching Characteristics

The following table describes TeraFire 5200B switching characteristics.

**Table 112 • TeraFire F5200B Switching Characteristics**

Parameter	Symbol	VDD = 1.0 V STD	VDD = 1.0 V – 1	VDD = 1.05 V STD	VDD = 1.05 V – 1	Unit	Condition
Operating frequency	F <sub>MAX</sub>	189		189		MHz	–40 °C to 100 °C

### 7.11.2 TeraFire 5200B Throughput Characteristics

The following tables for each algorithm describe the TeraFire 5200B throughput characteristics.

**Note:** Throughput cycle count collected with Athena TeraFire Core and RISCv running at 100 MHz.

**Table 113 • AES**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-ECB-128 encrypt <sup>1</sup>	128	515	1095
	64K	50157	933
AES-ECB-128 decrypt <sup>1</sup>	128	557	1760
	64K	48385	1524
AES-ECB-256 encrypt <sup>1</sup>	128	531	1203
	64K	58349	1203
AES-ECB-256 decrypt <sup>1</sup>	128	589	1676
	64K	56673	1671
AES-CBC-256 encrypt <sup>1</sup>	128	576	1169
	64K	52547	1169
AES-CBC-256 decrypt <sup>1</sup>	128	585	1744
	64K	48565	1652
AES-GCM-128 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1925	2740
	64K	60070	2158
AES-GCM-256 encrypt <sup>1</sup> , 128-bit tag, (full message encrypted/authenticated)	128	1973	2268
	64K	60102	2151

1. With DPA counter measures.

**Table 114 • GMAC**

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-GCM-256 <sup>1</sup> , 128-bit tag, (message is only authenticated)	128	1863	2211
	64K	49707	2128

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
 CA 92656 USA  
 Within the USA: +1 (800) 713-4113  
 Outside the USA: +1 (949) 380-6100  
 Sales: +1 (949) 380-6136  
 Fax: +1 (949) 215-4996  
 Email: sales.support@microsemi.com  
 www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

51700141