

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	300000
Total RAM Bits	21094400
Number of I/O	388
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcg784e">https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcg784e</a>

## Contents

---

<b>1 Revision History .....</b>	<b>1</b>
1.1 Revision 1.3 .....	1
1.2 Revision 1.2 .....	1
1.3 Revision 1.1 .....	1
1.4 Revision 1.0 .....	1
<b>2 Overview .....</b>	<b>2</b>
<b>3 References .....</b>	<b>3</b>
<b>4 Device Offering .....</b>	<b>4</b>
<b>5 Silicon Status .....</b>	<b>5</b>
<b>6 DC Characteristics .....</b>	<b>6</b>
6.1 Absolute Maximum Rating .....	6
6.2 Recommended Operating Conditions .....	6
6.2.1 DC Characteristics over Recommended Operating Conditions .....	8
6.2.2 Maximum Allowed Overshoot and Undershoot .....	8
6.3 Input and Output .....	12
6.3.1 DC Input and Output Levels .....	12
6.3.2 Differential DC Input and Output Levels .....	15
6.3.3 Complementary Differential DC Input and Output Levels .....	18
6.3.4 HSIO On-Die Termination .....	19
6.3.5 GPIO On-Die Termination .....	20
<b>7 AC Switching Characteristics .....</b>	<b>22</b>
7.1 I/O Standards Specifications .....	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP .....	22
7.1.2 Output Delay Measurement Methodology .....	25
7.1.3 Input Buffer Speed .....	27
7.1.4 Output Buffer Speed .....	29
7.1.5 Maximum PHY Rate for Memory Interface IP .....	31
7.1.6 User I/O Switching Characteristics .....	32
7.2 Clocking Specifications .....	35
7.2.1 Clocking .....	35
7.2.2 PLL .....	36
7.2.3 DLL .....	37
7.2.4 RC Oscillators .....	38
7.3 Fabric Specifications .....	40
7.3.1 Math Blocks .....	40

## 6 DC Characteristics

This section lists the DC characteristics of the PolarFire FPGA device.

### 6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire devices.

**Table 3 • Absolute Maximum Rating**

Parameter	Symbol	Min	Max	Unit
FPGA core power supply	V <sub>DD</sub>	-0.5	1.13	V
Transceiver Tx and Rx lanes supply	V <sub>DDA</sub>	-0.5	1.13	V
Programming and HSIO receiver supply	V <sub>DD18</sub>	-0.5	2.0	V
FPGA core and FPGA PLL high-voltage supply	V <sub>DD25</sub>	-0.5	2.7	V
Transceiver PLL high-voltage supply	V <sub>DDA25</sub>	-0.5	2.7	V
Transceiver reference clock supply	V <sub>DD_XCVR_CLK</sub>	-0.5	3.6	V
Global V <sub>REF</sub> for transceiver reference clocks	XCVR <sub>VREF</sub>	-0.5	3.6	V
HSIO DC I/O supply <sup>2</sup>	V <sub>DDIX</sub>	-0.5	2.0	V
GPIO DC I/O supply <sup>2</sup>	V <sub>DDIX</sub>	-0.5	3.6	V
Dedicated I/O DC supply for JTAG and SPI	V <sub>DDI3</sub>	-0.5	3.6	V
GPIO auxiliary power supply for I/O bank x <sup>2</sup>	V <sub>DDAUXx</sub>	-0.5	3.6	V
Maximum DC input voltage on GPIO	V <sub>IN</sub>	-0.5	3.8	V
Maximum DC input voltage on HSIO	V <sub>IN</sub>	-0.5	2.2	V
Transceiver Receiver absolute input voltage	Transceiver V <sub>IN</sub>	-0.5	1.26	V
Transceiver Reference clock absolute input voltage	Transceiver REFCLK V <sub>IN</sub>	-0.5	3.6	V
Storage temperature (ambient) <sup>1</sup>	T <sub>STG</sub>	-65	150	°C
Junction temperature <sup>1</sup>	T <sub>J</sub>	-55	135	°C
Maximum soldering temperature RoHS	T <sub>SOLROHS</sub>		260	°C
Maximum soldering temperature leaded	T <sub>SOLPB</sub>		220	°C

1. See [FPGA Programming Cycles vs Retention Characteristics](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V<sub>DDIX</sub> and V<sub>DDAUXx</sub>.

### 6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

**Table 4 • Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
FPGA core supply at 1.0 V mode <sup>1</sup>	V <sub>DD</sub>	0.97	1.00	1.03	V
FPGA core supply at 1.05 V mode <sup>1</sup>	V <sub>DD</sub>	1.02	1.05	1.08	V
Transceiver TX and RX lanes supply at 1.0 V mode (when all lane rates are 10.3125 Gbps or less) <sup>1</sup>	V <sub>DDA</sub>	0.97	1.00	1.03	V

Parameter	Symbol	Min	Typ	Max	Unit
Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup>	V <sub>DDA</sub>	1.02	1.05	1.08	V
Programming and HSIO receiver supply	V <sub>DD18</sub>	1.71	1.80	1.89	V
FPGA core and FPGA PLL high-voltage supply	V <sub>DD25</sub>	2.425	2.50	2.575	V
Transceiver PLL high-voltage supply	V <sub>DDA25</sub>	2.425	2.50	2.575	V
Transceiver reference clock supply –3.3 V nominal	V <sub>DD_XCVR_CLK</sub>	3.135	3.3	3.465	V
Transceiver reference clock supply –2.5 V nominal	V <sub>DD_XCVR_CLK</sub>	2.375	2.5	2.625	V
Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>	XCVR <sub>VREF</sub>	Ground		V <sub>DD_XCVR_CLK</sub>	V
HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	1.89	V
GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>	V <sub>DDI<sub>x</sub></sub>	1.14	Various	3.465	V
Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V	V <sub>DDI<sub>3</sub></sub>	1.71	Various	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 3.3 V nominal <sup>2,4</sup>	V <sub>DDAU<sub>x</sub></sub>	3.135	3.3	3.465	V
GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 2.5 V nominal or lower <sup>2,4</sup>	V <sub>DDAU<sub>x</sub></sub>	2.375	2.5	2.625	V
Extended commercial temperature range	T <sub>J</sub>	0		100	°C
Industrial temperature range	T <sub>J</sub>	-40		100	°C
Extended commercial programming temperature range	T <sub>PRG</sub>	0		100	°C
Industrial programming temperature range	T <sub>PRG</sub>	-40		100	°C

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDI<sub>x</sub></sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAU<sub>x</sub></sub> must be connected to the V<sub>DDI<sub>x</sub></sub> supply for that bank. If V<sub>DDI<sub>x</sub></sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAU<sub>x</sub></sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as V<sub>DDI<sub>x</sub></sub> and V<sub>DDAU<sub>x</sub></sub>.

## 6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

**Table 5 • DC Characteristics over Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance <sup>1</sup>	C <sub>IN</sub> (dedicated GPIO)	5.6		pf	
	C <sub>IN</sub> (GPIO)	5.6		pf	
	C <sub>IN</sub> (HSIO)	2.8		pf	
Input or output leakage current per pin	I <sub>L</sub> (GPIO)	10		µA	I/O disabled, high – Z
	I <sub>L</sub> (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>RISE</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Input rise time (10%–90% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>	T <sub>FALL</sub>	0.66	2.64	ns	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.50	2.00	ns	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.36	1.44	ns	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.30	1.20	ns	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Input fall time (90%–10% of V <sub>DDI<sub>x</sub></sub> ) <sup>2, 3, 4</sup>		0.24	0.96	ns	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>	I <sub>PU</sub>	137	220	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>5</sup>		102	166	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-up when V <sub>IN</sub> = 0		68	115	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-up when V <sub>IN</sub> = 0		51	88	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-up when V <sub>IN</sub> = 0 <sup>6</sup>		29	73	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-up when V <sub>IN</sub> = 0		16	46	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V
Pad pull-down when V <sub>IN</sub> = 3.3 V <sup>5</sup>	I <sub>PD</sub>	65	187	µA	V <sub>DDI<sub>x</sub></sub> = 3.3 V
Pad pull-down when V <sub>IN</sub> = 2.5 V <sup>5</sup>		63	160	µA	V <sub>DDI<sub>x</sub></sub> = 2.5 V
Pad pull-down when V <sub>IN</sub> = 1.8 V		60	117	µA	V <sub>DDI<sub>x</sub></sub> = 1.8 V
Pad pull-down when V <sub>IN</sub> = 1.5 V		57	95	µA	V <sub>DDI<sub>x</sub></sub> = 1.5 V
Pad pull-down when V <sub>IN</sub> = 1.35 V		52	86	µA	V <sub>DDI<sub>x</sub></sub> = 1.35 V
Pad pull-down when V <sub>IN</sub> = 1.2 V		47	79	µA	V <sub>DDI<sub>x</sub></sub> = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

## 6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

### 6.2.2.1 Power-Supply Ramp Times

The following table shows the allowable power-up ramp times. Times shown correspond to the ramp of the supply from 0 V to the minimum recommended voltage as specified in the section [Recommended Operating Conditions \(see page 6\)](#). All supplies must rise and fall monotonically.

**Table 10 • Power-Supply Ramp Times**

Parameter	Symbol	Min	Max	Unit
FPGA core supply	V <sub>DD</sub>	0.2	50	ms
Transceiver core supply	V <sub>DDA</sub>	0.2	50	ms
Must connect to 1.8 V supply	V <sub>DD18</sub>	0.2	50	ms
Must connect to 2.5 V supply	V <sub>DD25</sub>	0.2	50	ms
Must connect to 2.5 V supply	V <sub>DDA25</sub>	0.2	50	ms
HSIO bank I/O power supplies	V <sub>DD[0,1,6,7]</sub>	0.2	50	ms
GPIO bank I/O power supplies	V <sub>DD[2,4,5]</sub>	0.2	50	ms
Bank 3 dedicated I/O buffers (GPIO)	V <sub>DDI3</sub>	0.2	50	ms
GPIO bank auxiliary power supplies	V <sub>DDAUX[2,4,5]</sub>	0.2	50	ms
Transceiver reference clock supply	V <sub>DD_XCVR_CLK</sub>	0.2	50	ms
Global V <sub>REF</sub> for transceiver reference clocks	XCVRV <sub>REF</sub>	0.2	50	ms

**Note:** For proper operation of programming recovery mode, if a VDD supply brownout occurs during programming, a minimum supply ramp down time for only the VDD supply is recommended to be 10 ms or longer by using a programmable regulator or on-board capacitors.



### 6.2.2.2 Hot Socketing

The following table lists the hot-socketing DC characteristics over recommended operating conditions.

**Table 11 • Hot Socketing DC Characteristics over Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Current per transceiver Rx input pin (P or N single-ended) <sup>1,2</sup>	XCVRRX_HS			±4	mA	V <sub>DDA</sub> = 0 V
Current per transceiver Tx output pin (P or N single-ended) <sup>3</sup>	XCVRTX_HS			±10	mA	V <sub>DDA</sub> = 0 V
Current per transceiver reference clock input pin (P or N single-ended) <sup>4</sup>	XCVRREF_HS			±1	mA	V <sub>DD_XCVR_CLK</sub> = 0 V
Current per GPIO pin (P or N single-ended) <sup>5</sup>	I <sub>GPIO_HS</sub>			±1	mA	V <sub>DDIx</sub> = 0 V
Current per HSIO pin (P or N single-ended)						Hot socketing is not supported in HSIO.

1. Assumes that the device is powered-down, all supplies are grounded, AC-coupled interface, and input pin pairs are driven by a CML driver at the maximum amplitude (1 V pk-pk) that is toggling at any rate with PRBS7 data.
2. Each P and N transceiver input has less than the specified maximum input current.
3. Each P and N transceiver output is connected to a 40 Ω resistor (50 Ω CML termination – 20% tolerance) to the maximum allowed output voltage (V<sub>DDAmax</sub> + 0.3 V = 1.4 V) through an AC-coupling capacitor with all PolarFire device supplies grounded. This shows the current for a worst-case DC coupled interface. As an AC-coupled interface, the output signal will settle at ground and no hot socket current will be seen.
4. V<sub>DD\_XCVR\_CLK</sub> is powered down and the device is driven to  $-0.3 \text{ V} < V_{IN} < V_{DD_XCVR_CLK}$ .
5. V<sub>DDIx</sub> is powered down and the device is driven to  $-0.3 \text{ V} < V_{IN} < \text{GPIO } V_{DDImax}$ .

**Figure 1 • Output Delay Measurement—Single-Ended Test Setup****Figure 2 • Output Delay Measurement—Differential Test Setup**

### 7.1.3 Input Buffer Speed

The following tables provide information about input buffer speed.

**Table 24 • HSIO Maximum Input Buffer Speed**

Standard	STD	-1	Unit
LVDS18	1250	1250	Mbps
RSDS18	800	800	Mbps
MINILVDS18	800	800	Mbps
SUBLVDS18	800	800	Mbps
PPDS18	800	800	Mbps
SLVS18	800	800	Mbps
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps

Standard	STD	-1	Unit
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL12	1066	1333	Mbps
HSTL12	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps

1. Performance is achieved with  $V_{ID} \geq 200$  mV.

**Table 25 • GPIO Maximum Input Buffer Speed**

Standard	STD	-1	Unit
LVDS25/LVDS33/LCMDS25/LCMDS33	1250	1600	Mbps
RSDS25/RSDS33	800	800	Mbps
MINILVDS25/MINILVDS33	800	800	Mbps
SUBLVDS25/SUBLVDS33	800	800	Mbps
PPDS25/PPDS33	800	800	Mbps
SLVS25/SLVS33	800	800	Mbps
SLVSE15	800	800	Mbps
HCSL25/HCSL33	800	800	Mbps
BUSLVDS25	800	800	Mbps
MLVDSE25	800	800	Mbps
LVPECL33	800	800	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
HSTL15I	800	900	Mbps
HSTL15II	800	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
PCI	500	500	Mbps
LTTL33 (20 mA)	500	500	Mbps
LVCMOS33 (20 mA)	500	500	Mbps
LVCMOS25 (16 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

**Table 27 • GPIO Maximum Output Buffer Speed**

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PP DS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLVDSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECL E33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPIE25	500	500	Mbps

## 7.1.5

### Maximum PHY Rate for Memory Interface IP

The following tables provide information about the maximum PHY rate for memory interface IP.

**Table 28 • Maximum PHY Rate for Memory Interfaces IP for HSIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR4	8:1	1.8 V	1.2 V	1333	1600	167	200
DDR3	8:1	1.8 V	1.5 V	1067	1333	133	167
DDR3L	8:1	1.8 V	1.35 V	1067	1333	133	167
LPDDR3	8:1	1.8 V	1.2 V	1067	1333	133	167
QDRII+	8:1	1.8 V	1.5 V	900	1100	112.5	137.5
RLDRAM3 <sup>1</sup>	8:1	1.8 V	1.35 V	1067	1067	133	133
RLDRAM3 <sup>1</sup>	4:1	1.8 V	1.35 V	667	800	167	200
RLDRAM3 <sup>1</sup>	2:1	1.8 V	1.35 V	333	400	167	200
RLDRAM2 <sup>2</sup>	8:1	1.8 V	1.8 V	800	1067	100	133
RLDRAM2 <sup>2</sup>	4:1	1.8 V	1.8 V	667	800	167	200
RLDRAM2 <sup>2</sup>	2:1	1.8 V	1.8 V	333	400	167	200

1. RLDARAM2 and RLDARAM3 are not supported with a soft IP controller currently.

**Table 29 • Maximum PHY Rate for Memory Interfaces IP for GPIO Banks**

Memory Standard	Gearing Ratio	V <sub>DDAUX</sub>	V <sub>DDI</sub>	STD (Mbps)	-1 (Mbps)	Fabric STD (MHz)	Fabric -1 (MHz)
DDR3	8:1	2.5 V	1.5 V	800	1067	100	133
QDRII+	8:1	2.5 V	1.5 V	900	900	113	113
RLDRAM2 <sup>1</sup>	4:1	2.5 V	1.8 V	800	800	200	200
RLDRAM2 <sup>1</sup>	2:1	2.5 V	1.8 V	400	400	200	200

1. RLDRAM2 is currently not supported with a soft IP controller.

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
$F_{MAX}$ 8:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

**Table 32 • I/O Digital Transmit Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output $F_{MAX}$	TX_SDR_G_A	Tx SDR							MHz	From a global clock source, aligned <sup>1</sup>
	TX_SDR_G_C	Tx SDR							MHz	From a global clock source, centered <sup>1</sup>

1. A centered clock-to-data interface can be created with a negedge launch of the data.

**Table 33 • I/O Digital Transmit Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to- Data Skew
Output $F_{MAX}$	TX_DDR_G_A	Tx DDR			335			335	MHz	From a global clock source, aligned
	TX_DDR_G_C	Tx DDR			335			335	MHz	From a global clock source, centered
	TX_DDR_L_A	Tx DDR			250			250	MHz	From a lane clock source, aligned
	TX_DDR_L_C	Tx DDR			250			250	MHz	From a lane clock source, centered
Output $F_{MAX}$ 2:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output $F_{MAX}$ 4:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
Output $F_{MAX}$ 8:1	TX_DDRX_B_A	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Secondary output clock frequency <sup>2</sup>	F <sub>OUTSF</sub>	33.3		800	MHz
Input clock cycle-to-cycle jitter	F <sub>JIN</sub>			200	ps
Output clock period cycle-to-cycle jitter (w/clean input)	T <sub>OUTJITTERP</sub>			300	ps
Output clock-to-clock skew between two outputs with the same phase settings	T <sub>SKEW</sub>			±200	ps
DLL lock time	T <sub>LOCK</sub>	16		16K	Reference clock cycles
Minimum reset pulse width	T <sub>MRPW</sub>	3			ns
Minimum input pulse width <sup>3</sup>	T <sub>MIPW</sub>	20			ns
Minimum input clock pulse width high	T <sub>MPWH</sub>	400			ps
Minimum input clock pulse width low	T <sub>MPWL</sub>	400			ps
Delay step size	T <sub>DEL</sub>	12.7	30	35	ps
Maximum delay block delay <sup>4</sup>	T <sub>DELMAX</sub>	1.8		4.8	ns
Output clock duty cycle (with 50% duty cycle input) <sup>5</sup>	T <sub>DUTY</sub>	40		60	%
Output clock duty cycle (in phase reference mode) <sup>5</sup>	T <sub>DUTYS0</sub>	45		55	%

1. For all DLL modes.
2. Secondary output clock divided by four option.
3. On load, direction, move, hold, and update input signals.
4. 128 delay taps in one delay block.
5. Without duty cycle correction enabled.

## 7.2.4 RC Oscillators

The following tables provide internal RC clock resources for user designs and additional information about designing systems with RF front end information about emitters generated on-chip to support programming operations.

**Table 39 • 2 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>2FREQ</sub>		2		MHz
Accuracy	RC <sub>2FACC</sub>	-4		4	%
Duty cycle	RC <sub>2DC</sub>	46		54	%
Peak-to-peak output period jitter	RC <sub>2PJIT</sub>	5	10		ns
Peak-to-peak output cycle-to-cycle jitter	RC <sub>2CJIT</sub>	5	10		ns
Operating current (V <sub>DD2S</sub> )	RC <sub>2IVPPA</sub>			60	µA
Operating current (V <sub>DD</sub> )	RC <sub>2IVDD</sub>			2.6	µA

**Table 40 • 160 MHz RC Oscillator Electrical Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Operating frequency	RC <sub>SCFREQ</sub>		160		MHz
Accuracy	RC <sub>SCFACC</sub>	-4		4	%
Duty cycle	RC <sub>SCDC</sub>	47		52	%
Peak-to-peak output period jitter	RC <sub>SCPJIT</sub>			600	ps
Peak-to-peak output cycle-to-cycle jitter	RC <sub>SCCJIT</sub>			172	ps
Operating current (V <sub>DD2S</sub> )	RC <sub>SCVPPA</sub>			599	µA

## 7.3 Fabric Specifications

The following section describes specifications for the fabric.

### 7.3.1 Math Blocks

The following tables describe math block performance.

**Table 41 • Math Block Performance Extended Commercial Range (0 °C to 100 °C)**

Parameter	Symbol	Modes	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum operating frequency	F <sub>MAX</sub>	18 × 18 multiplication	370	470	440	500	MHz
		18 × 18 multiplication summed with 48-bit input	370	470	440	500	MHz
		18 × 19 multiplier pre-adder ROM mode	365	465	435	500	MHz
		Two 9 × 9 multiplication	370	470	440	500	MHz
		9 × 9 dot product (DOTP)	370	470	440	500	MHz
		Complex 18 × 19 multiplication	360	455	430	500	MHz

**Table 42 • Math Block Performance Industrial Range (-40 °C to 100 °C)**

Parameter	Symbol	Modes	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Maximum operating frequency	F <sub>MAX</sub>	18 × 18 multiplication	365	465	435	500	MHz
		18 × 18 multiplication summed with 48-bit input	365	465	435	500	MHz
		18 × 19 multiplier pre-adder ROM mode	355	460	430	500	MHz
		Two 9 × 9 multiplication	365	465	435	500	MHz
		9 × 9 DOTP	365	465	435	500	MHz
		Complex 18 × 19 multiplication	350	450	425	500	MHz

5. Improved jitter characteristics for a specific industry standard are possible in many cases due to improved reference clock or higher V<sub>CO</sub> rate used.
6. Tx jitter is specified with all transmitters on the device enabled, a 10–12-bit error rate (BER) and Tx data pattern of PRBS7.
7. From the PMA mode, the TX\_ELEC\_IDLE port to the XVCN TXP/N pins.  
FTxRefClk = 75 MHz with typical settings.  
For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#). (see page 6)

## 7.4.6 Receiver Performance

The following table describes performance of the receiver.

**Table 53 • PolarFire Transceiver Receiver Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Input voltage range	V <sub>IN</sub>	0		V <sub>DDA</sub> + 0.3	V	
Differential peak-to-peak amplitude	V <sub>IDPP</sub>	140		1250	mV	
Differential termination	V <sub>ITERM</sub>	85			Ω	
	V <sub>ITERM</sub>	100			Ω	
	V <sub>ITERM</sub>	150			Ω	
Common mode voltage	V <sub>ICMDC</sub> <sup>1</sup>	0.7 × V <sub>DDA</sub>		0.9 × V <sub>DDA</sub>	V	DC coupled
Exit electrical idle detection time	T <sub>EIDET</sub>	50	100		ns	
Run length of consecutive identical digits (CID)	C <sub>ID</sub>		200		UI	
CDR PPM tolerance <sup>2</sup>	C <sub>DRPPM</sub>		1.15		% UI	
CDR lock-to-data time	T <sub>LTD</sub>				CDR <sub>REFCLK</sub>	
					UI	
CDR lock-to-ref time	T <sub>LTF</sub>				CDR <sub>REFCLK</sub>	
					UI	
Loss-of-signal detect (Peak Detect Range setting = high) <sup>9</sup>	V <sub>DETLHIGH</sub>				mV	Setting = 1
	V <sub>DETLHIGH</sub>				mV	Setting = 2
	V <sub>DETLHIGH</sub>				mV	Setting = 3
	V <sub>DETLHIGH</sub>				mV	Setting = 4
	V <sub>DETLHIGH</sub>				mV	Setting = 5
	V <sub>DETLHIGH</sub>				mV	Setting = 6
	V <sub>DETLHIGH</sub>				mV	Setting = 7
Loss-of-signal detect (Peak Detect Range setting = low) <sup>9</sup>	V <sub>DETLOW</sub>	65	175		mV	Setting = PCIe <sup>3,7</sup>
	V <sub>DETLOW</sub>	95	190		mV	Setting = SATA <sup>4,8</sup>
	V <sub>DETLOW</sub>	75	170		mV	Setting = 1
	V <sub>DETLOW</sub>	95	185		mV	Setting = 2
	V <sub>DETLOW</sub>	100	190		mV	Setting = 3
	V <sub>DETLOW</sub>	140	210		mV	Setting = 4
	V <sub>DETLOW</sub>	155	240		mV	Setting = 5
	V <sub>DETLOW</sub>	165	245		mV	Setting = 6
	V <sub>DETLOW</sub>	170	250		mV	Setting = 7
Sinusoidal jitter tolerance	T <sub>SJTOL</sub>				UI	>8.5 Gbps – 12.7 Gbps <sup>5,10</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps <sup>5</sup>
		0.41			UI	>1.6 to 3.2 Gbps <sup>5</sup>
		0.41			UI	>0.8 to 1.6 Gbps <sup>5</sup>
		0.41			UI	250 to 800 Mpbs <sup>5</sup>
Total jitter tolerance with stressed eye	T <sub>JTOLSE</sub>	0.65			UI	3.125 Gbps <sup>5</sup>
		0.65			UI	6.25 Gbps <sup>6</sup>
		0.7			UI	10.3125 Gbps <sup>6</sup>
					UI	12.7 Gbps <sup>6, 10</sup>
Sinusoidal jitter tolerance with stressed eye	T <sub>SJOLSE</sub>	0.1			UI	3.125 Gbps <sup>5</sup>
		0.05			UI	6.25 Gbps <sup>6</sup>
		0.05			UI	10.3125 Gbps <sup>6</sup>
					UI	12.7 Gbps <sup>6, 10</sup>
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V<sub>ID</sub>, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density  $\geq 1$  Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

### 7.5.1 PCI Express

The following tables describe the PCI express.

**Table 54 • PCI Express Gen1**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps	0.25		UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

**Note:** With add-in card, as specified in PCI Express CEM Rev 2.0.

**Table 55 • PCI Express Gen2**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps	0.35		UI
Receiver jitter tolerance	5.0 Gbps	0.4		UI

**Note:** With add-in card as specified in PCI Express CEM Rev 2.0.

### 7.5.2 Interlaken

The following table describes Interlaken.

**Table 56 • Interlaken**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	6.375 Gbps	0.3		UI
	10.3125 Gbps	0.3		UI
	12.7 Gbps <sup>1</sup>			UI
Receiver jitter tolerance	6.375 Gbps	0.6		UI
	10.3125 Gbps	0.65		UI
	12.7 Gbps <sup>1</sup>			UI

- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

### 7.5.3 10GbE (10GBASE-R, and 10GBASE-KR)

The following table describes 10GbE (10GBASE-R).

**Table 57 • 10GbE (10GBASE-R)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps	0.28		UI
Receiver jitter tolerance	10.3125 Gbps	0.7		UI

The following table describes 10GbE (10GBASE-KR).

**Table 58 • 10GbE (10GBASE-KR)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps			UI
Receiver jitter tolerance	10.3125 Gbps			UI

The following table describes 10GbE (XAUI).

**Table 59 • 10GbE (XAUI)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter (near end)	3.125 Gbps	0.35		UI
Total transmit jitter (far end)		0.55		UI
Receiver jitter tolerance	3.125 Gbps	0.65		UI

The following table describes 10GbE (RXAUI).

## 7.5.7 CPRI

The following table describes CPRI.

**Table 66 • CPRI**

	Data Rate	Min	Max	Unit
Total transmit jitter	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps <sup>1</sup>			UI
Receive jitter tolerance	0.6144 Gbps			UI
	1.2288 Gbps			UI
	2.4576 Gbps			UI
	3.0720 Gbps			UI
	4.9152 Gbps			UI
	6.1440 Gbps			UI
	9.8304 Gbps			UI
	10.1376 Gbps			UI
	12.16512 Gbps <sup>1</sup>			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.5.8 JESD204B

The following table describes JESD204B.

**Table 67 • JESD204B**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	3.125 Gbps		0.35	UI
	6.25 Gbps		0.3	UI
	12.5 Gbps <sup>1</sup>			UI
Receive jitter tolerance	3.125 Gbps	0.56		UI
	6.25 Gbps	0.6		UI
	12.5 Gbps <sup>1</sup>			UI

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.6

### Non-Volatile Characteristics

The following section describes non-volatile characteristics.

**Table 75 • FPGA Programming Cycles Lifetime Factor**

Programming T <sub>j</sub>	Programming Cycles	LF
-40 °C to 100 °C	500	1
-40 °C to 85 °C	1000	0.8
-40 °C to 55 °C	2000	0.6

**Notes:**

- The maximum number of device digest cycles is 100K.
- Digests are operational only over the -40 °C to 100 °C temperature range.
- After a program cycle, an additional N digest cycles are allowed with the resultant retention characteristics for the total operating and storage temperature shown.
- Retention is specified for total device storage and operating temperature.
- All temperatures are junction temperatures (T<sub>j</sub>).
- Example 1—500 digest cycles are performed between programming cycles. N = 500. The operating conditions are -40 °C to 85 °C T<sub>j</sub>. 501 programming cycles have occurred. The retention under these operating conditions is  $20 \times LF = 20 \times .8 = 16$  years.
- Example 2—one programming cycle has occurred, N = 1500 digest cycles have occurred. Temperature range is -40 °C to 100 °C. The resultant retention is  $10 \times LF$  or 10 years over the industrial temperature range.

**7.6.5 Digest Time**

The following table describes digest time.

**Table 76 • Digest Times**

Parameter	Devices	Typ	Max	Unit
Setup time	All	2		μs
Fabric digest run time	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	1005	1072	ms
	MPF300T, TL, TS, TLS	1503.9	1582	ms
	MPF500T, TL, TS, TLS			ms
UFS CC digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	33.2	35	μs
	MPF300T, TL, TS, TLS	33.2	35	μs
	MPF500T, TL, TS, TLS			μs
sNVM digest run time <sup>1</sup>	MPF100T, TL, TS, TLS			ms
	MPF200T, TL, TS, TLS	4.4	4.8	ms
	MPF300T, TL, TS, TLS	4.4	4.8	ms
	MPF500T, TL, TS, TLS			ms
UFS UL digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	46.6	48.8	μs
	MPF300T, TL, TS, TLS	46.6	48.8	μs
	MPF500T, TL, TS, TLS			μs
User key digest run time <sup>2</sup>	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	525.4	543.3	μs
	MPF300T, TL, TS, TLS	525.4	543.3	μs
	MPF500T, TL, TS, TLS			μs

Parameter	Min	Typ	Max	Unit	Condition
Voltage sensing range	0.9	2.8	V		
Voltage sensing accuracy	-1.5	1.5	%		


**Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing**

Parameter	Symbol	Typ	Max	Unit
From event detection to flag generation				
	T <sub>JTAG_ACTIVE</sub> <sup>1, 2</sup>	45	52	ns
	T <sub>MESH_ERR</sub> <sup>2</sup>	1.8	2.2	μs
	T <sub>CLK_GLITCH</sub> <sup>1, 2</sup>			ns
	T <sub>CLK_FREQ</sub> <sup>1, 2</sup>			μs
	T <sub>LOW_1P05</sub> <sup>2</sup>	70	108	μs
	T <sub>HIGH_1P8</sub> <sup>2</sup>	85	120	μs
	T <sub>HIGH_2P5</sub> <sup>2</sup>	130	520	μs
	T <sub>GLITCH_1P05</sub> <sup>2</sup>			μs
	T <sub>SECDEC</sub> <sup>1, 2</sup>			μs
	T <sub>DRI_ERR</sub> <sup>2</sup>	14	18	μs
	T <sub>WDOG</sub> <sup>1, 2</sup>			μs
	T <sub>LOCK_ERR</sub> <sup>2</sup>			μs
Time from system controller instruction execution to flag generation				
	T <sub>INST_BUF_ACCESS</sub> <sup>2, 3</sup>	4	5	μs
	T <sub>INST_DEBUG</sub> <sup>2, 3</sup>	3.3	4	μs
	T <sub>INST_CHK_DIGEST</sub> <sup>2, 3</sup>	1.8	3	μs
	T <sub>INST_EC_SETUP</sub> <sup>2, 3</sup>	1.8	2	μs
	T <sub>INST_FACT_PRIV</sub> <sup>2, 3</sup>	3.8	5	μs
	T <sub>INST_KEY_VAL</sub> <sup>2, 3</sup>	2.5	3.1	μs
	T <sub>INST_MISC</sub> <sup>2, 3</sup>	1.5	2	μs
	T <sub>INST_PASSCODE_MATCH</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_SETUP</sub> <sup>2, 3</sup>	4.2	5	μs
	T <sub>INST_PROG</sub> <sup>2, 3</sup>	3.8	4.1	μs
	T <sub>INST_PUB_INFO</sub> <sup>2, 3</sup>	4	4.5	μs
	T <sub>INST_ZERO_RECO</sub> <sup>2, 3</sup>	2.5	3	μs
	T <sub>INST_PASSCODE_FAIL</sub> <sup>2, 3</sup>	170	180	μs
	T <sub>INST_KEY_VAL_FAIL</sub> <sup>2, 3</sup>	92	110	μs
	T <sub>INST_UNUSED</sub> <sup>2, 3</sup>	4	5	μs
Time from sending the CLEAR to deassertion on FLAG	T <sub>CLEAR_FLAG</sub>	17	23	ns

1. Not available during Flash\*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

**Table 94 • Tamper Macro Response Timing Characteristics**


Parameter	Symbol	Typ	Max	Unit
Time from triggering the response to all I/Os disabled	T <sub>I_O_DISABLE</sub>	40	50	ns

**Figure 5 • Cold Reset Timing****Notes:**

- The previous diagram shows the case where VDDI/VDDAUX of I/O banks are powered either before or sufficiently soon after VDD/VDD18/VDD25 that the I/O bank enable time is measured from the assertion time of VDD/VDD18/VDD25 (that is, the PUFT specification). If VDDI/VDDAUX of I/O banks are powered sufficiently after VDD/VDD18/VDD25, then the I/O bank enable time is measured from the assertion of VDDI/VDDAUX and is not specified by the PUFT specification. In this case, I/O operation is indicated by the assertion of BANK\_i\_VDDI\_STATUS, rather than being measured relative to FABRIC\_POR\_N negation.
- AUTOCALIB\_DONE assertion indicates the completion of calibration for any I/O banks specified by the user for auto-calibration. AUTOCALIB\_DONE asserts independently of DEVICE\_INIT\_DONE. It may assert before or after DEVICE\_INIT\_DONE and is determined by the following:
  - How long after VDD/VDD18/VDD25 that VDDI/VDDAUX are powered on. Note that if any of the user-specified I/O banks are not powered on within the auto-calibration timeout window, then AUTOCALIB\_DONE doesn't assert until after this timeout.
  - The specified ramp times of VDDI of each I/O bank designated for auto-calibration.
  - How much auto-initialization is to be performed for the PCIe, SERDES transceivers, and fabric SRAMs.
  - If any of the I/O banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it will be approximately auto-calibrated whenever VDDI/VDDAUX is subsequently powered on. To obtain an accurate calibration however, on such IO banks, it is necessary to initiate a re-calibration (using CALIB\_START from fabric).
  - AVM\_ACTIVE only asserts if avionics mode is being used. It is asserted when the later of DEVICE\_INIT\_DONE or AUTOCALIB\_DONE assert.

**7.9.2****Warm Reset Initialization Sequence**

The following warm reset timing diagram shows the initialization sequencing of the device when either DEVRST\_N or TAMPER\_RESET\_DEVICE signals are asserted.

**Figure 6 • Warm Reset Timing**

## 7.9.3 Power-On Reset Voltages

### 7.9.3.1 Main Supplies

The start of power-up to functional time ( $T_{PUFT}$ ) is defined as the point at which the latest of the main supplies (VDD, VDD18, VDD25) reach the reference voltage levels specified in the following table. This starts the process of releasing the reset of the device and powering on the FPGA fabric and IOs.

**Table 97 • POR Ref Voltages**

Supply	Power-On Reset Start Point (V)	Note
VDD	0.95	Applies to both 1.0 V and 1.05 V operation.
VDD18	1.71	
VDD25	2.25	

### 7.9.3.2 I/O-Related Supplies

For the I/Os to become functional (for low speed, sub 400 MHz operation), the (per-bank) I/O supplies (VDDI, VDDAUX) must reach the trip point voltage levels specified in the following table and the main supplies above must also be powered on.

**Table 98 • I/O-Related Supplies**

Supply	I/O Power-Up Start Point (V)
VDDI	0.85
VDDAUX	1.6

There are no sequencing requirements for the power supplies. However, VDDI3 must be valid at the same time as the main supplies. The other IO supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the IO supplies of some IO banks remain powered off).