

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 300000  |
| Total RAM Bits                 | 21094400  |
| Number of I/O                  | 300   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.97V ~ 1.08V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 536-LFBGA, CSPBGA   |
| Supplier Device Package        | 536-CSPBGA (16x16)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcsg536i">https://www.e-xfl.com/product-detail/microchip-technology/mpf300tl-fcsg536i</a> |

|        |  |    |
|--------|--|----|
| 7.9.4  | Design Dependence of T PUFT and T WRFT .....               | 67 |
| 7.9.5  | Cold Reset to Fabric and I/Os (Low Speed) Functional ..... | 67 |
| 7.9.6  | Warm Reset to Fabric and I/Os (Low Speed) Functional ..... | 67 |
| 7.9.7  | Miscellaneous Initialization Parameters .....              | 67 |
| 7.9.8  | I/O Calibration .....                                      | 68 |
| 7.10   | Dedicated Pins .....                                       | 69 |
| 7.10.1 | JTAG Switching Characteristics .....                       | 69 |
| 7.10.2 | SPI Switching Characteristics .....                        | 69 |
| 7.10.3 | SmartDebug Probe Switching Characteristics .....           | 70 |
| 7.10.4 | DEVRST_N Switching Characteristics .....                   | 70 |
| 7.10.5 | FF_EXIT Switching Characteristics .....                    | 70 |
| 7.11   | User Crypto .....  | 71 |
| 7.11.1 | TeraFire 5200B Switching Characteristics .....             | 71 |
| 7.11.2 | TeraFire 5200B Throughput Characteristics .....            | 71 |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 1.3

Revision 1.3 was published in June 2018. The following is a summary of changes.

- The System Services section was updated. For more information, see [System Services \(see page 59\)](#).
- The Non-Volatile Characteristics section was updated. For more information, see [Non-Volatile Characteristics \(see page 51\)](#).
- The Fabric Macros section was updated. For more information, see [Fabric Macros \(see page 60\)](#).
- The Transceiver Switching Characteristics section was updated. For more information, see [Transceiver Switching Characteristics \(see page 42\)](#).

## 1.2 Revision 1.2

Revision 1.2 was published in June 2018. The following is a summary of changes.

- The datasheet has moved to preliminary status. Every table has been updated.

## 1.3 Revision 1.1

Revision 1.1 was published in August 2017. The following is a summary of changes.

- LVDS specifications changed to 1.25G. For more information, see [HSIO Maximum Input Buffer Speed](#) and [HSIO Maximum Output Buffer Speed](#).
- LVDS18, LVDS25/LVDS33, and LVDS25 specifications changed to 800 Mbps. For more information, see [I/O Standards Specifications](#).
- A note was added indicting a zeroization cycle counts as a programming cycle. For more information, see [Non-Volatile Characteristics](#).
- A note was added defining power down conditions for programming recovery conditions. For more information, see [Power-Supply Ramp Times](#).

## 1.4 Revision 1.0

Revision 1.0 was the first publication of this document.

## 5 Silicon Status

---

There are three silicon status levels:

- **Advanced**—initial estimated information based on simulations
- **Preliminary**—information based on simulation and/or initial characterization
- **Production**—final production silicon data

The following table shows the status of the PolarFire FPGA device.

**Table 2 • PolarFire FPGA Silicon Status**

| Device               | Silicon Status |
|----------------------|----------------|
| MPF100T, TL, TS, TLS | Preliminary    |
| MPF200T, TL, TS, TLS | Preliminary    |
| MPF300T, TL, TS, TLS | Preliminary    |
| MPF500T, TL, TS, TLS | Preliminary    |

| Parameter  | Symbol                         | Min    | Typ     | Max                      | Unit |
|--|--------------------------------|--------|---------|--------------------------|------|
| Transceiver TX and RX lanes supply at 1.05 V mode (when any lane rate is greater than 10.3125 Gbps) <sup>1</sup> | V <sub>DDA</sub>               | 1.02   | 1.05    | 1.08                     | V    |
| Programming and HSIO receiver supply   | V <sub>DD18</sub>              | 1.71   | 1.80    | 1.89                     | V    |
| FPGA core and FPGA PLL high-voltage supply   | V <sub>DD25</sub>              | 2.425  | 2.50    | 2.575                    | V    |
| Transceiver PLL high-voltage supply  | V <sub>DDA25</sub>             | 2.425  | 2.50    | 2.575                    | V    |
| Transceiver reference clock supply –3.3 V nominal  | V <sub>DD_XCVR_CLK</sub>       | 3.135  | 3.3     | 3.465                    | V    |
| Transceiver reference clock supply –2.5 V nominal  | V <sub>DD_XCVR_CLK</sub>       | 2.375  | 2.5     | 2.625                    | V    |
| Global V <sub>REF</sub> for transceiver reference clocks <sup>3</sup>  | XCVR <sub>VREF</sub>           | Ground |         | V <sub>DD_XCVR_CLK</sub> | V    |
| HSIO DC I/O supply. Allowed nominal options: 1.2 V, 1.35 V, 1.5 V, and 1.8 V <sup>4</sup>                        | V <sub>DDI<sub>x</sub></sub>   | 1.14   | Various | 1.89                     | V    |
| GPIO DC I/O supply. Allowed nominal options: 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V <sup>2,4</sup>                | V <sub>DDI<sub>x</sub></sub>   | 1.14   | Various | 3.465                    | V    |
| Dedicated I/O DC supply for JTAG and SPI (GPIO Bank 3). Allowed nominal options: 1.8 V, 2.5 V, and 3.3 V         | V <sub>DDI3</sub>              | 1.71   | Various | 3.465                    | V    |
| GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 3.3 V nominal <sup>2,4</sup>            | V <sub>DDAUX<sub>x</sub></sub> | 3.135  | 3.3     | 3.465                    | V    |
| GPIO auxiliary supply for I/O bank x with V <sub>DDI<sub>x</sub></sub> = 2.5 V nominal or lower <sup>2,4</sup>   | V <sub>DDAUX<sub>x</sub></sub> | 2.375  | 2.5     | 2.625                    | V    |
| Extended commercial temperature range  | T <sub>J</sub>                 | 0      |         | 100                      | °C   |
| Industrial temperature range   | T <sub>J</sub>                 | –40    |         | 100                      | °C   |
| Extended commercial programming temperature range  | T <sub>PRG</sub>               | 0      |         | 100                      | °C   |
| Industrial programming temperature range   | T <sub>PRG</sub>               | –40    |         | 100                      | °C   |

1. V<sub>DD</sub> and V<sub>DDA</sub> can independently operate at 1.0 V or 1.05 V nominal. These supplies are not dynamically adjustable.
2. For GPIO buffers where I/O bank is designated as bank number, if V<sub>DDI<sub>x</sub></sub> is 2.5 V nominal or 3.3 V nominal, V<sub>DDAUX<sub>x</sub></sub> must be connected to the V<sub>DDI<sub>x</sub></sub> supply for that bank. If V<sub>DDI<sub>x</sub></sub> for a given GPIO bank is <2.5 V nominal, V<sub>DDAUX<sub>x</sub></sub> per I/O bank must be powered at 2.5 V nominal.
3. XCVR<sub>VREF</sub> globally sets the reference voltage of the transceiver's single-ended reference clock input buffers. It is typically near V<sub>DD\_XCVR\_CLK</sub>/2 V but is allowed in the specified range.
4. The power supplies for a given I/O bank x are shown as VDDI<sub>x</sub> and VDDAUX<sub>x</sub>.

| I/O Standard | V <sub>DDI</sub> Min (V) | V <sub>DDI</sub> Typ (V) | V <sub>DDI</sub> Max (V) | V <sub>IL</sub> Min (V) | V <sub>IL</sub> Max (V)       | V <sub>IH</sub> Min (V)       | V <sub>IH</sub> <sup>1</sup> Max (V) |
|--------------|--------------------------|--------------------------|--------------------------|-------------------------|-------------------------------|-------------------------------|--------------------------------------|
| SSTL135I     | 1.283                    | 1.35                     | 1.418                    | -0.3                    | V <sub>REF</sub><br>-<br>0.09 | V <sub>REF</sub><br>+<br>0.09 | 1.418                                |
| SSTL135II    | 1.283                    | 1.35                     | 1.418                    | -0.3                    | V <sub>REF</sub><br>-<br>0.09 | V <sub>REF</sub><br>+<br>0.09 | 1.418                                |
| HSTL15I      | 1.425                    | 1.5                      | 1.575                    | -0.3                    | V <sub>REF</sub><br>-<br>0.1  | V <sub>REF</sub><br>+<br>0.1  | 1.575                                |
| HSTL15II     | 1.425                    | 1.5                      | 1.575                    | -0.3                    | V <sub>REF</sub><br>-<br>0.1  | V <sub>REF</sub><br>+<br>0.1  | 1.575                                |
| HSTL135I     | 1.283                    | 1.35                     | 1.418                    | -0.3                    | V <sub>REF</sub><br>-<br>0.09 | V <sub>REF</sub><br>+<br>0.09 | 1.418                                |
| HSTL135II    | 1.283                    | 1.35                     | 1.418                    | -0.3                    | V <sub>REF</sub><br>-<br>0.09 | V <sub>REF</sub><br>+<br>0.09 | 1.418                                |
| HSTL12I      | 1.14                     | 1.2                      | 1.26                     | -0.3                    | V <sub>REF</sub><br>-<br>0.1  | V <sub>REF</sub><br>+<br>0.1  | 1.26                                 |
| HSTL12II     | 1.14                     | 1.2                      | 1.26                     | -0.3                    | V <sub>REF</sub><br>-<br>0.1  | V <sub>REF</sub><br>+<br>0.1  | 1.26                                 |
| HSUL18I      | 1.71                     | 1.8                      | 1.89                     | -0.3                    | 0.3<br>x<br>V <sub>DDI</sub>  | 0.7<br>x<br>V <sub>DDI</sub>  | 1.89                                 |
| HSUL18II     | 1.71                     | 1.8                      | 1.89                     | -0.3                    | 0.3<br>x<br>V <sub>DDI</sub>  | 0.7<br>x<br>V <sub>DDI</sub>  | 1.89                                 |
| HSUL12I      | 1.14                     | 1.2                      | 1.26                     | -0.3                    | V <sub>REF</sub><br>-<br>0.1  | V <sub>REF</sub><br>+<br>0.1  | 1.26                                 |
| POD12I       | 1.14                     | 1.2                      | 1.26                     | -0.3                    | V <sub>REF</sub><br>-<br>0.08 | V <sub>REF</sub><br>+<br>0.08 | 1.26                                 |
| POD12II      | 1.14                     | 1.2                      | 1.26                     | -0.3                    | V <sub>REF</sub><br>-<br>0.08 | V <sub>REF</sub><br>+<br>0.08 | 1.26                                 |

1. GPIO V<sub>IH</sub> max is 3.45 V with PCI clamp diode turned off regardless of mode, that is, over-voltage tolerant.

2. For external stub-series resistance. This resistance is on-die for GPIO.

**Note:** 3.3 V and 2.5 V are only supported in GPIO banks.

| Parameter                                  | Description                      | Min (%) | Typ | Max (%) | Unit     | Condition   |
|--|----------------------------------|---------|-----|---------|----------|---|
| Single-ended termination to $V_{SS}^{4,5}$ | Internal                         | -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |
|  | parallel termination to $V_{SS}$ | -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ .
3. For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.
4. Measured at 50% of  $V_{DDI}$ .
5. Supported terminations vary with the IO type regardless of  $V_{DDI}$  nominal voltage. Refer to Libero for available combinations.

## 7 AC Switching Characteristics

This section contains the AC switching characteristics of the PolarFire FPGA device.

### 7.1 I/O Standards Specifications

This section describes I/O delay measurement methodology, buffer speed, switching characteristics, digital latency, gearing training calibration, and maximum physical interface (PHY) rate for memory interface IP.

#### 7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP

The following table provides information about the methodology for input delay measurement.

**Table 22 • Input Delay Measurement Methodology**

| Standard  | Description             | $V_L^1$          | $V_H^1$          | $V_{ID}^2$ | $V_{ICM}^2$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------|-------------------------|------------------|------------------|------------|-------------|------------------|-----------------|------|
| PCI       | PCIE 3.3 V              | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVTTTL33  | LVTTTL 3.3 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS33  | LVCNOS 3.3 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS25  | LVCNOS 2.5 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS18  | LVCNOS 1.8 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS15  | LVCNOS 1.5 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| LVCNOS12  | LVCNOS 1.2 V            | 0                | VDDI             |            |             | VDDI/2           |                 | V    |
| SSTL25I   | SSTL 2.5 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 1.25            | V    |
| SSTL25II  | SSTL 2.5 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 1.25            | V    |
| SSTL18I   | SSTL 1.8 V<br>Class I   | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 0.90            | V    |
| SSTL18II  | SSTL 1.8 V<br>Class II  | $V_{REF} - 0.5$  | $V_{REF} + 0.5$  |            |             | $V_{REF}$        | 0.90            | V    |
| SSTL15I   | SSTL 1.5 V<br>Class I   | $V_{REF} - .175$ | $V_{REF} + .175$ |            |             | $V_{REF}$        | 0.75            | V    |
| SSTL15II  | SSTL 1.5 V<br>Class II  | $V_{REF} - .175$ | $V_{REF} + .175$ |            |             | $V_{REF}$        | 0.75            | V    |
| SSTL135I  | SSTL 1.35 V<br>Class I  | $V_{REF} - .16$  | $V_{REF} + .16$  |            |             | $V_{REF}$        | 0.675           | V    |
| SSTL135II | SSTL 1.35 V<br>Class II | $V_{REF} - .16$  | $V_{REF} + .16$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL15I   | HSTL 1.5 V<br>Class I   | $V_{REF} - .5$   | $V_{REF} + .5$   |            |             | $V_{REF}$        | 0.75            | V    |
| HSTL15II  | HSTL 1.5 V<br>Class II  | $V_{REF} - .5$   | $V_{REF} + .5$   |            |             | $V_{REF}$        | 0.75            | V    |
| HSTL135I  | HSTL 1.35 V<br>Class I  | $V_{REF} - 0.45$ | $V_{REF} + .45$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL135II | HSTL 1.35 V<br>Class II | $V_{REF} - .45$  | $V_{REF} + .45$  |            |             | $V_{REF}$        | 0.675           | V    |
| HSTL12    | HSTL 1.2 V              | $V_{REF} - .4$   | $V_{REF} + .4$   |            |             | $V_{REF}$        | 0.60            | V    |

| Standard         | STD | –1  | Unit |
|------------------|-----|-----|------|
| LVC MOS12 (8 mA) | 250 | 300 | Mbps |

**Table 27 • GPIO Maximum Output Buffer Speed**

| Standard                | STD  | –1   | Unit |
|-------------------------|------|------|------|
| LVDS25/LCMDS25          | 1250 | 1250 | Mbps |
| LVDS33/LCMDS33          | 1250 | 1600 | Mbps |
| RSDS25                  | 800  | 800  | Mbps |
| MINILVDS25              | 800  | 800  | Mbps |
| SUBLVDS25               | 800  | 800  | Mbps |
| PPDS25                  | 800  | 800  | Mbps |
| SLVSE15                 | 500  | 500  | Mbps |
| BUSLVDS25               | 500  | 500  | Mbps |
| MLVDS25                 | 500  | 500  | Mbps |
| LVPECL33                | 500  | 500  | Mbps |
| SSTL25I                 | 800  | 800  | Mbps |
| SSTL25II                | 800  | 800  | Mbps |
| SSTL25I (differential)  | 800  | 800  | Mbps |
| SSTL25II (differential) | 800  | 800  | Mbps |
| SSTL18I                 | 800  | 800  | Mbps |
| SSTL18II                | 800  | 800  | Mbps |
| SSTL18I (differential)  | 800  | 800  | Mbps |
| SSTL18II (differential) | 800  | 800  | Mbps |
| SSTL15I                 | 800  | 1066 | Mbps |
| SSTL15II                | 800  | 1066 | Mbps |
| SSTL15I (differential)  | 800  | 1066 | Mbps |
| SSTL15II (differential) | 800  | 1066 | Mbps |
| HSTL15I                 | 900  | 900  | Mbps |
| HSTL15II                | 900  | 900  | Mbps |
| HSTL15I (differential)  | 900  | 900  | Mbps |
| HSTL15II (differential) | 900  | 900  | Mbps |
| HSUL18I                 | 400  | 400  | Mbps |
| HSUL18II                | 400  | 400  | Mbps |
| HSUL18I (differential)  | 400  | 400  | Mbps |
| HSUL18II (differential) | 400  | 400  | Mbps |
| PCI                     | 500  | 500  | Mbps |
| LVTTTL33 (20 mA)        | 500  | 500  | Mbps |
| LVC MOS33 (20 mA)       | 500  | 500  | Mbps |
| LVC MOS25 (16 mA)       | 500  | 500  | Mbps |
| LVC MOS18 (12 mA)       | 500  | 500  | Mbps |
| LVC MOS15 (10 mA)       | 500  | 500  | Mbps |
| LVC MOS12 (8 mA)        | 250  | 300  | Mbps |
| MIPIE25                 | 500  | 500  | Mbps |

## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

| Parameter        | Interface Name | Topology | STD Min | STD Typ | STD Max | –1 Min | –1 Typ | –1 Max | Unit | Clock-to-Data Condition              |
|------------------|----------------|----------|---------|---------|---------|--------|--------|--------|------|--------------------------------------|
| F <sub>MAX</sub> | RX_SDR_G_A     | Rx SDR   |         |         |         |        |        |        | MHz  | From a global clock source, aligned  |
| F <sub>MAX</sub> | RX_SDR_L_A     | Rx SDR   |         |         |         |        |        |        | MHz  | From a lane clock source, aligned    |
| F <sub>MAX</sub> | RX_SDR_G_C     | Rx SDR   |         |         |         |        |        |        | MHz  | From a global clock source, centered |
| F <sub>MAX</sub> | RX_SDR_L_C     | Rx SDR   |         |         |         |        |        |        | MHz  | From a lane clock source, centered   |

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

| Parameter            | Interface Name | Topology            | STD Min | STD Typ | STD Max | –1 Min | –1 Typ | –1 Max | Unit | Clock-to-Data Condition                |
|----------------------|----------------|---------------------|---------|---------|---------|--------|--------|--------|------|--|
| F <sub>MAX</sub>     | RX_DDR_G_A     | Rx DDR              |         | 335     |         |        | 335    |        | MHz  | From a global clock source, aligned    |
| F <sub>MAX</sub>     | RX_DDR_L_A     | Rx DDR              |         | 250     |         |        | 250    |        | MHz  | From a lane clock source, aligned      |
| F <sub>MAX</sub>     | RX_DDR_G_C     | Rx DDR              |         | 335     |         |        | 335    |        | MHz  | From a global clock source, centered   |
| F <sub>MAX</sub>     | RX_DDR_L_C     | Rx DDR              |         | 250     |         |        | 250    |        | MHz  | From a lane clock source, centered     |
| F <sub>MAX</sub> 2:1 | RX_DDRX_B_A    | Rx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, aligned |

| Parameter            | Interface Name | Topology                  | STD<br>Min | STD<br>Typ | STD<br>Max | -1<br>Min | -1<br>Typ | -1<br>Max | Unit | Clock-to-Data<br>Condition                          |
|----------------------|----------------|---------------------------|------------|------------|------------|-----------|-----------|-----------|------|---|
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |

| Parameter  | Interface Name | Topology            | STD Min | STD Typ | STD Max | -1 Min | -1 Typ | -1 Max | Unit | Forwarded Clock-to-Data Skew                     |
|--|----------------|---------------------|---------|---------|---------|--------|--------|--------|------|--|
| Output<br>F <sub>MAX</sub> 2:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| Output<br>F <sub>MAX</sub> 4:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| Output<br>F <sub>MAX</sub> 8:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| In delay,<br>out delay,<br>DLL delay<br>step sizes |                |                     | 12.7    | 30      | 35      | 12.7   | 25     | 29.5   | ps   |  |

Table 34 • I/O CDR Switching Characteristics

| Parameter   | Min | Max  | Unit |
|---|-----|------|------|
| Data rate   | 266 | 1250 | Mbps |
| Receiver Sinusoidal jitter tolerance <sup>1</sup> | 0.2 |      | UI   |

1. Jitter values based on bit error ratio (BER) of 10–12, 80 MHz sinusoidal jitter injected to Rx data.

**Note:** See the LVDS output buffer specifications for transmit characteristics.

## 7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

### 7.2.1 Clocking

The following table provides clocking specifications.

Table 35 • Global and Regional Clock Characteristics (–40 °C to 100 °C)

| Parameter                          | Symbol            | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V –1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V –1 | Unit | Condition                   |
|------------------------------------|-------------------|--------------------------------|-------------------------------|---------------------------------|--------------------------------|------|-----------------------------|
| Global clock<br>F <sub>MAX</sub>   | F <sub>MAXG</sub> | 500                            | 500                           | 500                             | 500                            | MHz  |                             |
| Regional clock<br>F <sub>MAX</sub> | F <sub>MAXR</sub> | 375                            | 375                           | 375                             | 375                            | MHz  | Transceiver interfaces only |
|                                    | F <sub>MAXR</sub> | 250                            | 250                           | 250                             | 250                            | MHz  | All other interfaces        |
| Global clock duty cycle distortion | T <sub>DCDG</sub> | 190                            | 190                           | 190                             | 190                            | ps   | At 500 MHz                  |

### 7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

**Table 43 • LSRAM Performance Industrial Temperature Range (–40 °C to 100 °C)**

| Parameter           | V <sub>DD</sub> =<br>1.0 V – STD | V <sub>DD</sub> =<br>1.0 V – 1 | V <sub>DD</sub> =<br>1.05 V – STD | V <sub>DD</sub> =<br>1.05 V – 1 | Unit | Condition  |
|---------------------|----------------------------------|--------------------------------|-----------------------------------|---------------------------------|------|--|
| Operating frequency | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port, all supported widths, pipelined, simple-write, and write-feed-through      |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through  |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Dual-port, all supported widths, pipelined, simple-write, and write-feed-through     |
|                     | 309                              | 428                            | 309                               | 428                             | MHz  | Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through         |
|                     | 279                              | 295                            | 279                               | 295                             | MHz  | Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through     |
|                     | 343                              | 428                            | 343                               | 428                             | MHz  | Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through     |
|                     | 196                              | 285                            | 196                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, pipelined, and read-before-write                     |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port, all supported widths, non-pipelined, and read-before-write                 |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Dual-port, all supported widths, non-pipelined, and read-before-write                |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, pipelined, and read-before-write                        |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port non-pipelined ECC mode, pipelined, and read-before-write                    |
|                     | 274                              | 285                            | 274                               | 285                             | MHz  | Two-port pipelined ECC mode, non-pipelined, and read-before-write                    |
|                     | 193                              | 285                            | 193                               | 285                             | MHz  | Two-port non-pipelined ECC mode, non-pipelined, and read-before-write                |

| Parameter   | Symbol                                | STD<br>Min                | STD<br>Typ | STD<br>Max                   | –1<br>Min                 | –1<br>Typ | –1<br>Max                    | Unit       |
|---|---------------------------------------|---------------------------|------------|------------------------------|---------------------------|-----------|------------------------------|------------|
| Reference clock input rate <sup>1, 2, 3</sup>   | F <sub>XCVRREFCLKMAX</sub><br>CASCADE | 20                        |            | 156                          | 20                        |           | 156                          | MHz        |
| Reference clock rate at the PFD <sup>4</sup>  | F <sub>TXREFCLKPFD</sub>              | 20                        |            | 156                          | 20                        |           | 156                          | MHz        |
| Reference clock rate recommended at the PFD for Tx rates 10 Gbps and above <sup>4</sup>   | F <sub>TXREFCLKPFD10G</sub>           | 75                        |            | 156                          | 75                        |           | 156                          | MHz        |
| Tx reference clock phase noise requirements to meet jitter specifications (156 MHz clock at reference clock input) <sup>5</sup> | F <sub>TXREFPN</sub>                  |                           |            | –110                         |                           |           | –110                         | dBc<br>/Hz |
| Phase noise at 10 KHz   | F <sub>TXREFPN</sub>                  |                           |            | –110                         |                           |           | –110                         | dBc<br>/Hz |
| Phase noise at 100 KHz  | F <sub>TXREFPN</sub>                  |                           |            | –115                         |                           |           | –115                         | dBc<br>/Hz |
| Phase noise at 1 MHz  | F <sub>TXREFPN</sub>                  |                           |            | –135                         |                           |           | –135                         | dBc<br>/Hz |
| Reference clock input rise time (10%–90%)   | T <sub>REFRISE</sub>                  |                           | 200        | 500                          |                           | 200       | 500                          | ps         |
| Reference clock input fall time (90%–10%)   | T <sub>REFFALL</sub>                  |                           | 200        | 500                          |                           | 200       | 500                          | ps         |
| Reference clock duty cycle  | T <sub>REFDUTY</sub>                  | 40                        |            | 60                           | 40                        |           | 60                           | %          |
| Spread spectrum modulation spread <sup>6</sup>  | Mod_Spread                            | 0.1                       |            | 3.1                          | 0.1                       |           | 3.1                          | %          |
| Spread spectrum modulation frequency <sup>7</sup>   | Mod_Freq                              | TxREF<br>CLKPFD/<br>(128) | 32         | TxREF<br>CLKPFD/<br>(128*63) | TxREF<br>CLKPFD/<br>(128) | 32        | TxREF<br>CLKPFD/<br>(128*63) | KHz        |

1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. Required maximum phase noise is scaled based on actual F<sub>TxRefClkPFD</sub> value by  $20 \times \log_{10} (\text{TxRefClkPFD} / 156 \text{ MHz})$ . It is assumed that the reference clock divider of 4 is used for these calculations to always meet the maximum PFD frequency specification.
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).

### 7.4.3 Transceiver Reference Clock I/O Standards

The following table describes the differential I/O standards supported as transceiver reference clocks.

**Table 60 • 10GbE (RXAU)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 6.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 6.25 Gbps |     |     | UI   |

**7.5.4****1GbE (1000BASE-T)**

The following table describes 1GbE (1000BASE-T).

**Table 61 • 1GbE (1000BASE-T)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

The following table describes 1GbE (1000BASE-X).

**Table 62 • 1GbE (1000BASE-X)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

**7.5.5****SGMII and QSGMII**

The following table describes SGMII.

**Table 63 • SGMII**

| Parameter                 | Data Rate | Min   | Max  | Unit |
|---------------------------|-----------|-------|------|------|
| Total transmit jitter     | 1.25 Gbps |       | 0.24 | UI   |
| Receiver jitter tolerance | 1.25 Gbps | 0.749 |      | UI   |

The following table describes QSGMII.

**Table 64 • QSGMII**

| Parameter                 | Data Rate | Min  | Max | Unit |
|---------------------------|-----------|------|-----|------|
| Total transmit jitter     | 5.0 Gbps  |      | 0.3 | UI   |
| Receiver jitter tolerance | 5.0 Gbps  | 0.65 |     | UI   |

**7.5.6****SDI**

The following table describes SDI.

**Table 65 • SDI**

| Parameter                 | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     |           |     |     | UI   |
| Receiver jitter tolerance |           |     |     | UI   |

| Parameter   | Typ | Max | Unit | Conditions                 |
|---|-----|-----|------|----------------------------|
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup>     |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (non-recoverable) <sup>1, 4</sup> |     |     | ms   | One iteration of scrubbing |
| Time to scrub the fabric data <sup>1</sup>                                    |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (like new) <sup>1, 2</sup>                        |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (recoverable) <sup>1, 3</sup>                     |     |     | s    | Full scrubbing             |
| Time to scrub the fabric data PNVM data (non-recoverable) <sup>1, 4</sup>     |     |     | s    | Full scrubbing             |
| Time to verify <sup>5</sup>   |     |     | s    |                            |

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.


**Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices**

| Parameter   | Typ | Max | Unit | Conditions                 |
|---|-----|-----|------|----------------------------|
| Time to enter zeroization   |     |     | ms   | Zip flag set               |
| Time to destroy the fabric data <sup>1</sup>                                  |     |     | ms   | Data erased                |
| Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>        |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup>     |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (non-recoverable) <sup>1, 4</sup> |     |     | ms   | One iteration of scrubbing |
| Time to scrub the fabric data <sup>1</sup>                                    |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (like new) <sup>1, 2</sup>                        |     |     | s    | Full scrubbing             |
| Time to scrub the pNVM data (recoverable) <sup>1, 3</sup>                     |     |     | s    | Full scrubbing             |
| Time to scrub the fabric data pNVM data (non-recoverable) <sup>1, 4</sup>     |     |     | s    | Full scrubbing             |
| Time to verify <sup>5</sup>   |     |     | s    |                            |

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices**

| Parameter   | Typ | Max | Unit | Conditions                 |
|---|-----|-----|------|----------------------------|
| Time to enter zeroization   |     |     | ms   | Zip flag set               |
| Time to destroy the fabric data <sup>1</sup>                              |     |     | ms   | Data erased                |
| Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>    |     |     | ms   | One iteration of scrubbing |
| Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup> |     |     | ms   | One iteration of scrubbing |

**Figure 3 • UJTAG Timing Diagram**

## 7.8.2 UJTAG\_SEC Switching Characteristics

The following table describes characteristics of UJTAG\_SEC switching.

**Table 89 • UJTAG Security Performance Characteristics**

| Parameter     | Symbol           | Min | Typ | Max | Unit | Condition |
|---------------|------------------|-----|-----|-----|------|-----------|
| TCK frequency | F <sub>TCK</sub> |     |     |     | MHz  |           |


## 7.8.3 USPI Switching Characteristics

The following section describes characteristics of USPI switching.

**Table 90 • SPI Macro Interface Timing Characteristics**

| Parameter  | Symbol      | V <sub>DDI</sub> = 3.3 V<br>Max | V <sub>DDI</sub> = 2.5 V<br>Max | V <sub>DDI</sub> = 1.8 V<br>Max | V <sub>DDI</sub> = 1.5 V<br>Max | V <sub>DDI</sub> = 1.2 V<br>Max | Unit |
|--|-------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|------|
| Propagation delay from the fabric to pins <sup>1</sup> | TPD_MOSI    | 0.8                             | 1                               | 1.2                             | 1.4                             | 1.6                             | ns   |
|  | TPD_MISO    | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |
|  | TPD_SS      | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |
|  | TPD_SCK     | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |
|  | TPD_MOSI_OE | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |
|  | TPD_SS_OE   | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |
|  | TPD_SCK_OE  | 3.5                             | 3.75                            | 4                               | 4.25                            | 4.5                             | ns   |

1. Assumes CL of the relevant I/O standard as described in the input and output delay measurement tables.

**Figure 4 • USPI Switching Characteristics**

## 7.8.4

### Tamper Detectors

The following section describes tamper detectors.

**Table 91 • ADC Conversion Rate**

| Parameter                       | Description  | Min      | Typ <sup>1</sup> | Max     |
|---------------------------------|--|----------|------------------|---------|
| T <sub>CONV1</sub>              | Time from enable changing from zero to non-zero value to first conversion completes. Minimum value applies when POWEROFF = 0.                                | 420 μs   |                  | 470 μs  |
| T <sub>CONVN</sub>              | Time between subsequent channel conversions.   |          | 480 μs           |         |
| T <sub>SETUP</sub>              | Data channel and output to valid asserted. Data is held until next conversion completes, that is >480 μs.  | 0 ns     |                  |         |
| T <sub>VALID</sub> <sup>2</sup> | Width of the valid pulse.  | 1.625 μs |                  | 2 μs    |
| T <sub>RATE</sub>               | Time from start of first set of conversions to the start of the next set. Can be considered as the conversion rate. Is set by the conversion rate parameter. | 480 μs   | Rate × 32 μs     | 8128 μs |

1. Min, typ, and max refer to variation due to functional configuration and the raw TVS value. The actual internal correction time will vary based on the raw TVS value.
2. The pulse width varies depending on the time taken to complete the internal calibration multiplication, this can be up to 375 ns.

**Note:** Once the TVS block is active, the enable signal is sampled 25 ns before the falling edge of valid. The next enabled channel in the sequence 0-1-2-3 is started; that is, if channel 0 has just completed and only channels 0 and 3 are enabled, the next channel will be 3. When all the enabled channels in the sequence 0-1-2-3 are completed, the TVS waits for the conversion rate timer to expire. The enable signal may be changed at any time if it changes to 4'b0000 while valid is asserted (and 25 ns before valid is de-asserted), then no further conversions will be started.

**Table 92 • Temperature and Voltage Sensor Electrical Characteristics**

| Parameter                    | Min | Typ | Max | Unit | Condition |
|------------------------------|-----|-----|-----|------|-----------|
| Temperature sensing range    | -40 |     | 125 | °C   |           |
| Temperature sensing accuracy | -10 |     | 10  | °C   |           |

| Parameter   | Symbol                      | Typ  | Max | Unit |
|---|-----------------------------|------|-----|------|
| Time from negation of RESPONSE to all I/Os re-enabled               | T <sub>CLR_IO_DISABLE</sub> | 28   | 38  | μs   |
| Time from triggering the response to security locked                | T <sub>LOCKDOWN</sub>       |      |     | ns   |
| Time from negation of RESPONSE to earlier security unlock condition | T <sub>CLR_LOCKDOWN</sub>   |      |     | ns   |
| Time from triggering the response to device enters RESET            | T <sub>tr_RESET</sub>       | 11.7 | 14  | μs   |
| Time from triggering the response to start of zeroization           | T <sub>tr_ZEROLISE</sub>    | 7.4  | 8.2 | ms   |

### 7.8.5 System Controller Suspend Switching Characteristics

The following table describes the characteristics of system controller suspend switching.

**Table 95 • System Controller Suspend Entry and Exit Characteristics**

| Parameter   | Symbol                                 | Definition                               | Typ | Max | Unit |
|---|--|--|-----|-----|------|
| Time from TRSTb falling edge to SUSPEND_EN signal assertion | T <sub>suspend_tr</sub> <sup>1,2</sup> | Suspend entry time from TRST_N assertion | 42  | 44  | ns   |
| Time from TRSTb rising edge to ACTIVE signal assertion      | T <sub>suspend_exit</sub>              | Suspend exit time from TRST_N negation   | 361 | 372 | ns   |

1. ACTIVE indicates that the system controller is inactive or active regardless of the state of SUSPEND\_EN.
2. ACTIVE signal must never be asserted with SUSPEND\_EN is asserted.

### 7.8.6 Dynamic Reconfiguration Interface

The following table provides interface timing information for the DRI, which is an embedded APB slave interface within the FPGA fabric that does not use FPGA resources.

**Table 96 • Dynamic Reconfiguration Interface Timing Characteristics**

| Parameter      | Symbol               | Max | Unit |
|----------------|----------------------|-----|------|
| PCLK frequency | F <sub>PD_PCLK</sub> | 200 | MHz  |

## 7.9 Power-Up to Functional Timing

Microsemi non-volatile FPGA technology offers the fastest boot-time of any mid-range FPGA in the market. The following tables describes both cold-boot (from power-on) and warm-boot (assertion of DEVRST\_N pin or assertion of reset from the tamper macro) timing. The power-up diagrams assume all power supplies to the device are stable.

### 7.9.1 Power-On (Cold) Reset Initialization Sequence

The following cold reset timing diagram shows the initialization sequencing of the device.

**Table 101 • Cold and Warm Boot**

| Parameter   | Symbol                    | Min | Typ                                | Max                                | Unit | Condition |
|---|---------------------------|-----|------------------------------------|------------------------------------|------|-----------|
| The time from T <sub>FAB_READY</sub> to ready to program through JTAG/SPI-Slave                             |                           | 0   | 0                                  | 0                                  | ms   |           |
| The time from T <sub>FAB_READY</sub> to auto-update start   |                           |     | T <sub>PUF_OVHD</sub> <sup>1</sup> | T <sub>PUF_OVHD</sub> <sup>1</sup> | ms   |           |
| The time from T <sub>FAB_READY</sub> to programming recovery start  |                           |     | T <sub>PUF_OVHD</sub> <sup>1</sup> | T <sub>PUF_OVHD</sub> <sup>1</sup> | ms   |           |
| The time from T <sub>FAB_READY</sub> to the tamper flags being available                                    | T <sub>TAMPER_READY</sub> | 0   | 0                                  | 0                                  | ms   |           |
| The time from T <sub>FAB_READY</sub> to the Athena Crypto co-processor being available (for S devices only) | T <sub>CRYPTO_READY</sub> | 0   | 0                                  | 0                                  | ms   |           |

1. Programming depends on the PUF to power up. Refer to T<sub>PUF\_OVHD</sub> at section [Secure NVM Performance](#) (see page 58).

### 7.9.8 I/O Calibration

The following tables specify the initial I/O calibration time for the fastest and slowest supported VDDI ramp times of 0.2 ms to 50 ms, respectively. This only applies to I/O banks specified by the user to be auto-calibrated.

**Table 102 • I/O Initial Calibration Time (TCALIB)**

| Ramp Time | Min (ms) | Max (ms) | Condition                      |
|-----------|----------|----------|--------------------------------|
| 0.2 ms    | 0.98     | 2.63     | Applies to HSIO and GPIO banks |
| 50 ms     | 41.62    | 62.19    | Applies to HSIO and GPIO banks |

#### Notes:

- The user may specify any VDDI ramp time in the range specified above. The nominal initial calibration time is given by the specified VDDI ramp time plus 2 ms.
- In order for IO calibration to start, VDDI and VDDAUX of the I/O bank must be higher than the trip point levels specified in [I/O-Related Supplies](#) (see page 66).

**Table 103 • I/O Fast Recalibration Time (TRECALIB)**

| I/O Type  | Min (ms) | Typ (ms) | Max (ms) | Condition                           |
|-----------|----------|----------|----------|-------------------------------------|
| GPIO bank | 0.16     | 0.20     | 0.24     | GPIO configured for 3.3 V operation |
| HSIO bank | 0.20     | 0.25     | 0.30     | HSIO configured for 1.8 V operation |

**Note:** In order to obtain fast re-calibration, the user must assert the relevant clock request signal from the FPGA fabric to the I/O bank controller.

The following table describes the time to enter Flash\*Freeze Mode and to exit Flash\*Freeze mode.

**Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization**

| Parameter     | Symbol            | Min | Typ | Max | Unit | Condition |
|---------------|-------------------|-----|-----|-----|------|-----------|
| SCK frequency | F <sub>MSCK</sub> |     |     | 40  | MHz  |           |

**Table 108 • SPI Slave Mode (PolarFire Slave)**

| Parameter     | Symbol            | Min | Typ | Max | Unit | Condition |
|---------------|-------------------|-----|-----|-----|------|-----------|
| SCK frequency | F <sub>SSCK</sub> |     |     | 80  | MHz  |           |

### 7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

**Table 109 • SmartDebug Probe Performance Characteristics**

| Parameter                         | Symbol                 | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V – 1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V – 1 | Unit |
|-----------------------------------|------------------------|--------------------------------|--------------------------------|---------------------------------|---------------------------------|------|
| Maximum frequency of probe signal | F <sub>MAX</sub>       | 100                            | 100                            | 100                             | 100                             | MHz  |
| Minimum delay of probe signal     | T <sub>Min_delay</sub> | 13                             | 12                             | 13                              | 12                              | ns   |
| Maximum delay of probe signal     | T <sub>Max_delay</sub> | 13                             | 12                             | 13                              | 12                              | ns   |

### 7.10.4 DEVRST\_N Switching Characteristics

The following table describes characteristics of DEVRST\_N switching.

**Table 110 • DEVRST\_N Electrical Characteristics**

| Parameter               | Symbol                 | Min  | Typ | Max | Unit | Condition  |
|-------------------------|------------------------|------|-----|-----|------|--|
| DEVRST_N ramp rate      | DR <sub>RAMP</sub>     |      | 10  |     | μs   | It must be a normal clean digital signal, with typical rise and fall times |
| DEVRST_N assert time    | DR <sub>ASSERT</sub>   | 1    |     |     | μs   | The minimum time for DEVRST_N assertion to be recognized                   |
| DEVRST_N de-assert time | DR <sub>DEASSERT</sub> | 2.75 |     |     | ms   | The minimum time DEVRST_N needs to be de-asserted before assertion         |

### 7.10.5 FF\_EXIT Switching Characteristics

The following table describes characteristics of FF\_EXIT switching.

**Table 111 • FF\_EXIT Electrical Characteristics**

| Parameter                        | Symbol                 | Min | Typ | Max | Unit | Condition   |
|----------------------------------|------------------------|-----|-----|-----|------|---|
| FF_EXIT_N ramp rate              | FF <sub>RAMP</sub>     |     | 10  |     | μs   |   |
| Minimum FF_EXIT_N assert time    | FF <sub>ASSERT</sub>   | 1   |     |     | μs   | The minimum time for FF_EXIT_N to be recognized                     |
| Minimum FF_EXIT_N de-assert time | FF <sub>DEASSERT</sub> | 170 |     |     | μs   | The minimum time FF_EXIT_N needs to be de-asserted before assertion |