



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 481000 |
| Total RAM Bits | 33792000 |
| Number of I/O | 584 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.08V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/mpf500t-fcg1152e |

| | | |
|--------|--|----|
| 7.9.4 | Design Dependence of T PUFT and T WRFT | 67 |
| 7.9.5 | Cold Reset to Fabric and I/Os (Low Speed) Functional | 67 |
| 7.9.6 | Warm Reset to Fabric and I/Os (Low Speed) Functional | 67 |
| 7.9.7 | Miscellaneous Initialization Parameters | 67 |
| 7.9.8 | I/O Calibration | 68 |
| 7.10 | Dedicated Pins | 69 |
| 7.10.1 | JTAG Switching Characteristics | 69 |
| 7.10.2 | SPI Switching Characteristics | 69 |
| 7.10.3 | SmartDebug Probe Switching Characteristics | 70 |
| 7.10.4 | DEVRST_N Switching Characteristics | 70 |
| 7.10.5 | FF_EXIT Switching Characteristics | 70 |
| 7.11 | User Crypto | 71 |
| 7.11.1 | TeraFire 5200B Switching Characteristics | 71 |
| 7.11.2 | TeraFire 5200B Throughput Characteristics | 71 |

6 DC Characteristics

This section lists the DC characteristics of the PolarFire FPGA device.

6.1 Absolute Maximum Rating

The following table lists the absolute maximum ratings for PolarFire devices.

Table 3 • Absolute Maximum Rating

| Parameter | Symbol | Min | Max | Unit |
|--|------------------------------------|------|------|------|
| FPGA core power supply | V _{DD} | -0.5 | 1.13 | V |
| Transceiver Tx and Rx lanes supply | V _{DDA} | -0.5 | 1.13 | V |
| Programming and HSIO receiver supply | V _{DD18} | -0.5 | 2.0 | V |
| FPGA core and FPGA PLL high-voltage supply | V _{DD25} | -0.5 | 2.7 | V |
| Transceiver PLL high-voltage supply | V _{DDA25} | -0.5 | 2.7 | V |
| Transceiver reference clock supply | V _{DD_XCVR_CLK} | -0.5 | 3.6 | V |
| Global V _{REF} for transceiver reference clocks | XCVR _{VREF} | -0.5 | 3.6 | V |
| HSIO DC I/O supply ² | V _{DDIX} | -0.5 | 2.0 | V |
| GPIO DC I/O supply ² | V _{DDIX} | -0.5 | 3.6 | V |
| Dedicated I/O DC supply for JTAG and SPI | V _{DDI3} | -0.5 | 3.6 | V |
| GPIO auxiliary power supply for I/O bank x ² | V _{DDAUXx} | -0.5 | 3.6 | V |
| Maximum DC input voltage on GPIO | V _{IN} | -0.5 | 3.8 | V |
| Maximum DC input voltage on HSIO | V _{IN} | -0.5 | 2.2 | V |
| Transceiver Receiver absolute input voltage | Transceiver V _{IN} | -0.5 | 1.26 | V |
| Transceiver Reference clock absolute input voltage | Transceiver REFCLK V _{IN} | -0.5 | 3.6 | V |
| Storage temperature (ambient) ¹ | T _{STG} | -65 | 150 | °C |
| Junction temperature ¹ | T _J | -55 | 135 | °C |
| Maximum soldering temperature RoHS | T _{SOLROHS} | | 260 | °C |
| Maximum soldering temperature leaded | T _{SOLPB} | | 220 | °C |

1. See [FPGA Programming Cycles vs Retention Characteristics](#) for retention time vs. temperature. The total time used in calculating the device retention includes storage time and the device stored temperature.
2. The power supplies for a given I/O bank x are shown as V_{DDIX} and V_{DDAUXx}.

6.2 Recommended Operating Conditions

The following table lists the recommended operating conditions.

Table 4 • Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
|---|------------------|------|------|------|------|
| FPGA core supply at 1.0 V mode ¹ | V _{DD} | 0.97 | 1.00 | 1.03 | V |
| FPGA core supply at 1.05 V mode ¹ | V _{DD} | 1.02 | 1.05 | 1.08 | V |
| Transceiver TX and RX lanes supply at 1.0 V mode (when all lane rates are 10.3125 Gbps or less) ¹ | V _{DDA} | 0.97 | 1.00 | 1.03 | V |

The maximum overshoot duration is specified as a high-time percentage over the lifetime of the device. A DC signal is equivalent to 100% of the duty-cycle.

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for HSIO.

Table 6 • Maximum Overshoot During Transitions for HSIO

| AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ\text{C}$ | Condition (V) |
|--|---------------|
| 100 | 1.8 |
| 100 | 1.85 |
| 100 | 1.9 |
| 100 | 1.95 |
| 100 | 2 |
| 100 | 2.05 |
| 100 | 2.1 |
| 100 | 2.15 |
| 100 | 2.2 |
| 90 | 2.25 |
| 30 | 2.3 |
| 7.5 | 2.35 |
| 1.9 | 2.4 |

Note: Overshoot level is for VDDI at 1.8 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for HSIO.

Table 7 • Maximum Undershoot During Transitions for HSIO

| AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ\text{C}$ | Condition (V) |
|---|---------------|
| 100 | -0.05 |
| 100 | -0.1 |
| 100 | -0.15 |
| 100 | -0.2 |
| 100 | -0.25 |
| 100 | -0.3 |
| 100 | -0.35 |
| 100 | -0.4 |
| 44 | -0.45 |
| 14 | -0.5 |
| 4.8 | -0.55 |
| 1.6 | -0.6 |

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for GPIO.

Table 8 • Maximum Overshoot During Transitions for GPIO

| AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ C$ | Condition (V) |
|--|---------------|
| 100 | 3.8 |
| 100 | 3.85 |
| 100 | 3.9 |
| 100 | 3.95 |
| 70 | 4 |
| 50 | 4.05 |
| 33 | 4.1 |
| 22 | 4.15 |
| 14 | 4.2 |
| 9.8 | 4.25 |
| 6.5 | 4.3 |
| 4.4 | 4.35 |
| 3 | 4.4 |
| 2 | 4.45 |
| 1.4 | 4.5 |
| 0.9 | 4.55 |
| 0.6 | 4.6 |

Note: Overshoot level is for V_{DDI} at 3.3 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for GPIO.

Table 9 • Maximum Undershoot During Transitions for GPIO

| AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ C$ | Condition (V) |
|---|---------------|
| 100 | -0.5 |
| 100 | -0.55 |
| 100 | -0.6 |
| 100 | -0.65 |
| 100 | -0.7 |
| 100 | -0.75 |
| 100 | -0.8 |
| 100 | -0.85 |
| 100 | -0.9 |
| 100 | -0.95 |
| 100 | -1 |
| 100 | -1.05 |
| 100 | -1.1 |
| 100 | -1.15 |
| 100 | -1.2 |
| 69 | -1.25 |
| 45 | -1.3 |

| I/O Standard | V _{DDI} Min (V) | V _{DDI} Typ (V) | V _{DDI} Max (V) | V _{OL} Min (V) | V _{OL} Max (V) | V _{OH} Min (V) | V _{OH} Max (V) | I _{OL} ^{2,6} mA | I _{OH} ^{2,6} mA |
|------------------------|-----------------------------|-----------------------------|-----------------------------|------------------------------|------------------------------|----------------------------|----------------------------|--------------------------------------|--|
| HSTL135I ⁴ | 1.283 | 1.35 | 1.418 | 0.2 x V _{DDI} | 0.8 x V _{DDI} | | | V _{OL} /50 /50 | (V _{DDI} – V _{OH}) /50 |
| HSTL135II ⁴ | 1.283 | 1.35 | 1.418 | 0.2 x V _{DDI} | 0.8 x V _{DDI} | | | V _{OL} /25 /25 | (V _{DDI} – V _{OH}) /25 |
| HSTL12I ⁴ | 1.14 | 1.2 | 1.26 | 0.1 x V _{DDI} | 0.9 x V _{DDI} | | | V _{OL} /50 /50 | (V _{DDI} – V _{OH}) /50 |
| HSTL12II ⁴ | 1.14 | 1.2 | 1.26 | 0.1 x V _{DDI} | 0.9 x V _{DDI} | | | V _{OL} /25 /25 | (V _{DDI} – V _{OH}) /25 |
| HSUL18I ⁴ | 1.71 | 1.8 | 1.89 | 0.1 x V _{DDI} | 0.9 x V _{DDI} | | | V _{OL} /55 /55 | (V _{DDI} – V _{OH}) /55 |
| HSUL18II ⁴ | 1.71 | 1.8 | 1.89 | 0.1 x V _{DDI} | 0.9 x V _{DDI} | | | V _{OL} /25 /25 | (V _{DDI} – V _{OH}) /25 |
| HSUL12I ⁴ | 1.14 | 1.2 | 1.26 | 0.1 x V _{DDI} | 0.9 x V _{DDI} | | | V _{OL} /40 /40 | (V _{DDI} – V _{OH}) /40 |
| POD12I ^{4,5} | 1.14 | 1.2 | 1.26 | 0.5 x V _{DDI} | | | | V _{OL} /48 /48 | (V _{DDI} – V _{OH}) /48 |
| POD12II ^{4,5} | 1.14 | 1.2 | 1.26 | 0.5 x V _{DDI} | | | | V _{OL} /34 /34 | (V _{DDI} – V _{OH}) /34 |

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I_{OL}/I_{OH} units for impedance standards in amps (not mA).
5. V_{OH_MAX} based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

Table 14 • Differential DC Input Levels

| I/O Standard | Bank Type | VICM RANGE Libero Setting | V _{ICM} ^{1,3} Min (V) | V _{ICM} ^{1,3} Typ (V) | V _{ICM} ^{1,3} Max (V) | V _{ID} ² Min (V) | V _{ID} Typ (V) | V _{ID} Max (V) |
|---------------------|-----------|------------------------------|--|--|--|---|----------------------------|----------------------------|
| LVDS33 | GPIO | Mid (default) | 0.6 | 1.25 | 2.35 | 0.1 | 0.35 | 0.6 |
| | | Low | 0.05 | 0.4 | 0.8 | 0.1 | 0.35 | 0.6 |
| LVDS25 | GPIO | Mid (default) | 0.6 | 1.25 | 2.35 | 0.1 | 0.35 | 0.6 |
| | | Low | 0.05 | 0.4 | 0.8 | 0.1 | 0.35 | 0.6 |
| LVDS18 ⁴ | GPIO | Mid (default) | 0.6 | 1.25 | 1.65 | 0.1 | 0.35 | 0.6 |

| Min (%) | Typ | Max (%) | Unit | Condition |
|---------|-----|---------|------|---------------------------|
| -20 | 60 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 120 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |

Note: Thevenin impedance is calculated based on independent P and N as measured at 50% of V_{DDI} . For 50 Ω/75 Ω/150 Ω cases, nearest supported values of 40 Ω/60 Ω/120 Ω are used.

Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)

| Min (%) | Typ | Max (%) | Unit | Condition |
|---------|-----|---------|------|---------------------------|
| -20 | 34 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 40 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 48 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 60 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 80 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 120 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 240 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |

Note: Measured at 80% of V_{DDI} .

Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)

| Min (%) | Typ | Max (%) | Unit | Condition |
|---------|-----|---------|------|---|
| -20 | 120 | 20 | Ω | $V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$ |
| -20 | 240 | 20 | Ω | $V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$ |
| -20 | 120 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |
| -20 | 240 | 20 | Ω | $V_{DDI} = 1.2 \text{ V}$ |

Note: Measured at 50% of V_{DDI} .

6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank

| Parameter | Description | Min (%) | Typ | Max (%) | Unit | Condition |
|--|--|---------|-----|---------|------|--|
| Differential termination ¹ | Internal differential termination | -20 | 100 | 20 | Ω | $V_{ICM} < 0.8 \text{ V}$ |
| | | -20 | 100 | 40 | Ω | $0.6 \text{ V} < V_{ICM} < 1.65 \text{ V}$ |
| | | -20 | 100 | 80 | Ω | $1.4 \text{ V} < V_{ICM}$ |
| Single-ended thevenin termination ^{2,3} | Internal parallel thevenin termination | -40 | 50 | 20 | Ω | $V_{DDI} = 1.8 \text{ V}/1.5 \text{ V}$ |
| | | -40 | 75 | 20 | Ω | $V_{DDI} = 1.8 \text{ V}$ |
| | | -40 | 150 | 20 | Ω | $V_{DDI} = 1.8 \text{ V}$ |
| | | -20 | 20 | 20 | Ω | $V_{DDI} = 1.5 \text{ V}$ |
| | | -20 | 30 | 20 | Ω | $V_{DDI} = 1.5 \text{ V}$ |
| | | -20 | 40 | 20 | Ω | $V_{DDI} = 1.5 \text{ V}$ |
| | | -20 | 60 | 20 | Ω | $V_{DDI} = 1.5 \text{ V}$ |
| | | -20 | 120 | 20 | Ω | $V_{DDI} = 1.5 \text{ V}$ |

| Standard | Description | V _L ¹ | V _H ¹ | V _{ID} ² | V _{ICM} ² | V _{MEAS} ^{3, 4} | V _{REF} ^{1, 5} | Unit |
|-----------|--|-----------------------------|-----------------------------|------------------------------|-------------------------------|-----------------------------------|----------------------------------|------|
| HSTL135II | Differential HSTL 1.35 V Class II | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.675 | 0 | | V |
| HSTL12 | Differential HSTL 1.2 V | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.600 | 0 | | V |
| HSUL18I | Differential HSUL 1.8 V Class I | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.900 | 0 | | V |
| HSUL18II | Differential HSUL 1.8 V Class II | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.900 | 0 | | V |
| HSUL12 | Differential HSUL 1.2 V | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.600 | 0 | | V |
| POD12I | Differential POD 1.2 V Class I | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.600 | 0 | | V |
| POD12II | Differential POD 1.2 V Class II | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.600 | 0 | | V |
| MIPI25 | Mobile Industry Processor Interface | V _{ICM} – .125 | V _{ICM} + .125 | 0.250 | 0.200 | 0 | | V |

1. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst-case of these measurements. V_{REF} values listed are typical. Input waveform switches between V_L and V_H. All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV V_{ID} for timing. V_{CM} is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup \(see page 27\)](#).
6. Emulated bi-directional interface.

7.1.2 Output Delay Measurement Methodology

The following section provides information about the methodology for output delay measurement.

Table 23 • Output Delay Measurement Methodology

| Standard | Description | R _{REF} (Ω) | C _{REF} (pF) | V _{MEAS} (V) | V _{REF} (V) |
|----------|---|----------------------|-----------------------|-----------------------|----------------------|
| PCI | PCIE 3.3 V | 25 | 10 | 1.65 | |
| LVTTL33 | LVTTL 3.3 V | 1M | 0 | 1.65 | |
| LVCMOS33 | LVCMOS 3.3 V | 1M | 0 | 1.65 | |
| LVCMOS25 | LVCMOS 2.5 V | 1M | 0 | 1.25 | |
| LVCMOS18 | LVCMOS 1.8 V | 1M | 0 | 0.90 | |
| LVCMOS15 | LVCMOS 1.5 V | 1M | 0 | 0.75 | |
| LVCMOS12 | LVCMOS 1.2 V | 1M | 0 | 0.60 | |
| SSTL25I | Stub-series terminated logic 2.5 V Class I | 50 | 0 | V _{REF} | 1.25 |
| SSTL25II | SSTL 2.5 V Class II | 50 | 0 | V _{REF} | 1.25 |

| Standard | STD | -1 | Unit |
|------------------|------|------|------|
| HSTL15I | 900 | 1100 | Mbps |
| HSTL15II | 900 | 1100 | Mbps |
| HSTL135I | 1066 | 1066 | Mbps |
| HSTL135II | 1066 | 1066 | Mbps |
| HSUL18I | 400 | 400 | Mbps |
| HSUL18II | 400 | 400 | Mbps |
| HSUL12 | 1066 | 1333 | Mbps |
| HSTL12 | 1066 | 1266 | Mbps |
| POD12I | 1333 | 1600 | Mbps |
| POD12II | 1333 | 1600 | Mbps |
| LVCMOS18 (12 mA) | 500 | 500 | Mbps |
| LVCMOS15 (10 mA) | 500 | 500 | Mbps |
| LVCMOS12 (8 mA) | 300 | 300 | Mbps |

1. Performance is achieved with $V_{ID} \geq 200$ mV.

Table 25 • GPIO Maximum Input Buffer Speed

| Standard | STD | -1 | Unit |
|-------------------------------|------|------|------|
| LVDS25/LVDS33/LCMDS25/LCMDS33 | 1250 | 1600 | Mbps |
| RSDS25/RSDS33 | 800 | 800 | Mbps |
| MINILVDS25/MINILVDS33 | 800 | 800 | Mbps |
| SUBLVDS25/SUBLVDS33 | 800 | 800 | Mbps |
| PPDS25/PPDS33 | 800 | 800 | Mbps |
| SLVS25/SLVS33 | 800 | 800 | Mbps |
| SLVSE15 | 800 | 800 | Mbps |
| HCSL25/HCSL33 | 800 | 800 | Mbps |
| BUSLVDS25 | 800 | 800 | Mbps |
| MLVDSE25 | 800 | 800 | Mbps |
| LVPECL33 | 800 | 800 | Mbps |
| SSTL25I | 800 | 800 | Mbps |
| SSTL25II | 800 | 800 | Mbps |
| SSTL18I | 800 | 800 | Mbps |
| SSTL18II | 800 | 800 | Mbps |
| SSTL15I | 800 | 1066 | Mbps |
| SSTL15II | 800 | 1066 | Mbps |
| HSTL15I | 800 | 900 | Mbps |
| HSTL15II | 800 | 900 | Mbps |
| HSUL18I | 400 | 400 | Mbps |
| HSUL18II | 400 | 400 | Mbps |
| PCI | 500 | 500 | Mbps |
| LTTL33 (20 mA) | 500 | 500 | Mbps |
| LVCMOS33 (20 mA) | 500 | 500 | Mbps |
| LVCMOS25 (16 mA) | 500 | 500 | Mbps |

| Parameter | Symbol | Min | Typ | Max | Unit |
|--|---------------|------------------------------|----------------|--|------------|
| Maximum input period clock jitter (reference and feedback clocks) ² | F_{MAXINJ} | | 120 | 1000 | ps |
| PLL VCO frequency | F_{VCO} | 800 | | 5000 | MHz |
| Loop bandwidth (Int) ³ | F_{BW} | $F_{PHDET}/55$ | $F_{PHDET}/44$ | $F_{PHDET}/30$ | MHz |
| Loop bandwidth (FRAC) ³ | F_{BW} | $F_{PHDET}/91$ | $F_{PHDET}/77$ | $F_{PHDET}/56$ | MHz |
| Static phase offset of the PLL outputs ⁴ | T_{SPO} | | | Max (± 60 ps, ± 0.5 degrees) | ps |
| | | $T_{OUTJITTER}$ | | | ps |
| PLL output duty cycle precision | $T_{OUTDUTY}$ | 48 | | 54 | % |
| PLL lock time ⁵ | T_{LOCK} | | | Max (6.0 μ s, 625 PFD cycles) | μ s |
| PLL unlock time ⁶ | T_{UNLOCK} | 2 | | 8 | PFD cycles |
| PLL output frequency | F_{OUT} | 0.050 | | 1250 | MHz |
| Minimum reset pulse width | T_{MRPW} | | | | μ s |
| Maximum delay in the feedback path ⁷ | F_{MAXDFB} | | | 1.5 | PFD cycles |
| Spread spectrum modulation spread ⁸ | Mod_Spread | 0.1 | | 3.1 | % |
| Spread spectrum modulation frequency ⁹ | Mod_Freq | $F_{PHDETF}/(128 \times 63)$ | 32 | $F_{PHDETF}/(128)$ | KHz |

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW_PROP_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW_PROP_CTRL = "00" and can be increased if BW_PROP_CTRL = "10" and will be at the highest value if BW_PROP_CTRL = "11".
4. Maximum (± 3 -Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/ F_{REF} . For example, $F_{REF} = 25$ MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

Note: In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth < $(0.0017 * VCO Frequency) - 0.4863$ MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

7.2.3 DLL

The following table provides information about DLL.

Table 38 • DLL Electrical Characteristics

| Parameter ¹ | Symbol | Min | Typ | Max | Unit |
|---------------------------------|--------------|-----|-----|-----|------|
| Input reference clock frequency | F_{INF} | 133 | | 800 | MHz |
| Input feedback clock frequency | F_{INFDBF} | 133 | | 800 | MHz |
| Primary output clock frequency | F_{OUTPF} | 133 | | 800 | MHz |

| Parameter | Symbol | Min | Typ | Max | Unit |
|----------------------------------|--------------|-----|-----|------|---------|
| Operating current (V_{DD1S}) | RC_{SCVPP} | | | 0.1 | μA |
| Operating current (V_{DD}) | RC_{SCVDD} | | | 60.7 | μA |

7.3.2 SRAM Blocks

The following tables describe the LSRAM blocks' performance.

Table 43 • LSRAM Performance Industrial Temperature Range (−40 °C to 100 °C)

| Parameter | V _{DD} = 1.0 V – STD | V _{DD} = 1.0 V – 1 | V _{DD} = 1.05 V – STD | V _{DD} = 1.05 V – 1 | Unit | Condition |
|---------------------|----------------------------------|--------------------------------|-----------------------------------|---------------------------------|------|--|
| Operating frequency | 343 | 428 | 343 | 428 | MHz | Two-port, all supported widths, pipelined, simple-write, and write-feed-through |
| | 309 | 428 | 309 | 428 | MHz | Two-port, all supported widths, non-pipelined, simple-write, and write-feed-through |
| | 343 | 428 | 343 | 428 | MHz | Dual-port, all supported widths, pipelined, simple-write, and write-feed-through |
| | 309 | 428 | 309 | 428 | MHz | Dual-port, all supported widths, non-pipelined, simple-write, and write-feed-through |
| | 343 | 428 | 343 | 428 | MHz | Two-port pipelined ECC mode, pipelined, simple-write, and write-feed-through |
| | 279 | 295 | 279 | 295 | MHz | Two-port non-pipelined ECC mode, pipelined, simple-write, and write-feed-through |
| | 343 | 428 | 343 | 428 | MHz | Two-port pipelined ECC mode, non-pipelined, simple-write, and write-feed-through |
| | 196 | 285 | 196 | 285 | MHz | Two-port non-pipelined ECC mode, non-pipelined, simple-write, and write-feed-through |
| | 274 | 285 | 274 | 285 | MHz | Two-port, all supported widths, pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Two-port, all supported widths, non-pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Dual-port, all supported widths, pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Dual-port, all supported widths, non-pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Two-port pipelined ECC mode, pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Two-port non-pipelined ECC mode, pipelined, and read-before-write |
| | 274 | 285 | 274 | 285 | MHz | Two-port pipelined ECC mode, non-pipelined, and read-before-write |
| | 193 | 285 | 193 | 285 | MHz | Two-port non-pipelined ECC mode, non-pipelined, and read-before-write |

Table 48 • Transceiver Differential Reference Clock I/O Standards

| I/O Standard | Comment |
|-------------------|--|
| LVDS25 | For DC input levels, see table Differential DC Input and Output Levels . |
| HCSL25 (for PCIe) | |

Note: The transceiver reference clock differential receiver supports V_{CM} common mode.

7.4.4 Transceiver Interface Performance

The following table describes the single-ended I/O standards supported as transceiver reference clocks.

Table 49 • Transceiver Single-Ended Reference Clock I/O Standards

| I/O Standard | Comment |
|--------------|---|
| LVCMS25 | For DC input levels, see table DC Input and Output Levels . |

7.4.5 Transmitter Performance

The following tables describe performance of the transmitter.

Table 50 • Transceiver Reference Clock Input Termination

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------------|-------------|------------------|-----|----------|------|
| Single-ended termination | RefTerm | 50 | | Ω | |
| Single-ended termination | RefTerm | 75 | | Ω | |
| Single-ended termination | RefTerm | 150 | | Ω | |
| Differential termination | RefDiffTerm | 115 ¹ | | Ω | |
| Power-up termination | | >50K | | Ω | |

1. Measured at V_{CM}= 1.2 V and VID= 350 mV.

Note: All pull-ups are disabled at power-up to allow hot plug capability.

Table 51 • PolarFire Transceiver User Interface Clocks

| Parameter | Modes ¹ | STD Min | STD Max | -1 Min | -1 Max | Unit |
|---|---|------------|------------|-----------|-----------|------|
| Transceiver TX_CLK range (non-deterministic PCS mode with global or regional fabric clocks) | 8-bit, max data rate = 1.6 Gbps | 200 | 200 | MHz | | |
| | 10-bit, max data rate = 1.6 Gbps | 160 | 160 | MHz | | |
| | 16-bit, max data rate = 4.8 Gbps | 300 | 300 | MHz | | |
| | 20-bit, max data rate = 6.0 Gbps | 300 | 300 | MHz | | |
| | 32-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | 325 | 325 | MHz | | |
| | 40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | 260 | 320 | MHz | | |
| | 64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | 165 | 160 | MHz | | |
| | 80-bit, max data rate = 10.3125 Gbps(-STD) / 12.7 Gbps (-1) ¹ | 130 | 130 | MHz | | |
| | Fabric pipe mode 32-bit, max data rate = 6.0 Gbps | 150 | 150 | MHz | | |
| | 8-bit, max data rate = 1.6 Gbps | 200 | 200 | MHz | | |

| Parameter | Modes ¹ | STD Min | STD Max | -1 Min | -1 Max | Unit |
|---|---|------------|------------|-----------|-----------|------|
| Transceiver RX_CLK range (non-deterministic PCS mode with global or regional fabric clocks) | 10-bit, max data rate = 1.6 Gbps | | 160 | | 160 | MHz |
| | 16-bit, max data rate = 4.8 Gbps | | 300 | | 300 | MHz |
| | 20-bit, max data rate = 6.0 Gbps | | 300 | | 300 | MHz |
| | 32-bit, max data rate = 10.3125 Gbps | | 325 | | 325 | MHz |
| | 40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 260 | | 320 | MHz |
| | 64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 165 | | 200 | MHz |
| | 80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 130 | | 160 | MHz |
| | Fabric pipe mode 32-bit, max data rate = 6.0 Gbps | | 150 | | 150 | MHz |
| | 8-bit, max data rate = 1.6 Gbps | | 200 | | 200 | MHz |
| | 10-bit, max data rate = 1.6 Gbps | | 160 | | 160 | MHz |
| Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks) | 16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1) | | 225 | | 266 | MHz |
| | 20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1) | | 225 | | 266 | MHz |
| | 32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1) | | 225 | | 266 | MHz |
| | 40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹ | | 225 | | 266 | Mhz |
| | 64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 165 | | 200 | MHz |
| | 80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 130 | | 160 | MHz |
| | 8-bit, max data rate = 1.6 Gbps | | 200 | | 200 | MHz |
| | 10-bit, max data rate = 1.6 Gbps | | 160 | | 160 | MHz |
| | 16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1) | | 225 | | 266 | MHz |
| | 20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1) | | 225 | | 266 | MHz |
| Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks) | 32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1) | | 225 | | 266 | MHz |
| | 40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹ | | 225 | | 266 | MHz |
| | 64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 165 | | 200 | MHz |
| | 80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹ | | 130 | | 160 | MHz |
| | 8-bit, max data rate = 1.6 Gbps | | 200 | | 200 | MHz |
| | 10-bit, max data rate = 1.6 Gbps | | 160 | | 160 | MHz |
| | 16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1) | | 225 | | 266 | MHz |
| | 20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1) | | 225 | | 266 | MHz |
| | 32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1) | | 225 | | 266 | MHz |
| | 40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹ | | 225 | | 266 | MHz |

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

Note: Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---|---------------------|------|-----|-----|------|-------------------------------|
| | | 0.41 | | | UI | >3.2–8.5 Gbps ⁵ |
| | | 0.41 | | | UI | >1.6 to 3.2 Gbps ⁵ |
| | | 0.41 | | | UI | >0.8 to 1.6 Gbps ⁵ |
| | | 0.41 | | | UI | 250 to 800 Mpbs ⁵ |
| Total jitter tolerance with stressed eye | T _{JTOLSE} | 0.65 | | | UI | 3.125 Gbps ⁵ |
| | | 0.65 | | | UI | 6.25 Gbps ⁶ |
| | | 0.7 | | | UI | 10.3125 Gbps ⁶ |
| | | | | | UI | 12.7 Gbps ^{6, 10} |
| Sinusoidal jitter tolerance with stressed eye | T _{SJOLSE} | 0.1 | | | UI | 3.125 Gbps ⁵ |
| | | 0.05 | | | UI | 6.25 Gbps ⁶ |
| | | 0.05 | | | UI | 10.3125 Gbps ⁶ |
| | | | | | UI | 12.7 Gbps ^{6, 10} |
| CTLE DC gain (all stages, max settings) | | | | 10 | dB | |
| CTLE AC gain (all stages, max settings) | | | | 16 | dB | |
| DFE AC gain (per 5 stages, max settings) | | | | 7.5 | dB | |

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density ≥ 1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express

The following tables describe the PCI express.

Table 54 • PCI Express Gen1

| Parameter | Data Rate | Min | Max | Unit |
|---------------------------|-----------|------|-----|------|
| Total transmit jitter | 2.5 Gbps | 0.25 | | UI |
| Receiver jitter tolerance | 2.5 Gbps | 0.4 | | UI |

Note: With add-in card, as specified in PCI Express CEM Rev 2.0.

| Parameter | Type | Max | Unit | Conditions |
|--|------|-----|------|----------------------------|
| Time to destroy data in non-volatile memory (non-recoverable) ^{1,4} | | ms | | One iteration of scrubbing |
| Time to scrub the fabric data ¹ | | s | | Full scrubbing |
| Time to scrub the pNVM data (like new) ^{1,2} | | s | | Full scrubbing |
| Time to scrub the pNVM data (recoverable) ^{1,3} | | s | | Full scrubbing |
| Time to scrub the fabric data pNVM data (non-recoverable) ¹ | | s | | Full scrubbing |
| Time to verify ⁵ | | s | | |

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

7.6.7 Verify Time

The following tables describe verify time.

Table 81 • Standalone Fabric Verify Times

| Parameter | Devices | Max | Unit |
|-----------------------------------|----------------------|-----------------|------|
| Standalone verification over JTAG | MPF100T, TL, TS, TLS | | s |
| | MPF200T, TL, TS, TLS | 53 ¹ | s |
| | MPF300T, TL, TS, TLS | 90 ¹ | s |
| | MPF500T, TL, TS, TLS | | s |
| Standalone verification over SPI | MPF100T, TL, TS, TLS | | s |
| | MPF200T, TL, TS, TLS | 37 ² | s |
| | MPF300T, TL, TS, TLS | 55 ² | s |
| | MPF500T, TL, TS, TLS | | s |

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS_SPI_0 port running at 6.67 MHz. DirectC version 4.1.

Notes:

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

Table 82 • Verify Time by Programming Hardware

| Devices | IAP | FlashPro4 | FlashPro5 | BP | Silicon Sculptor | Units |
|----------------------|-----|-----------|-----------|----|------------------|-------|
| MPF100T, TL, TS, TLS | | | | | | |
| MPF200T, TL, TS, TLS | 9 | 67 | 53 | | | s |
| MPF300T, TL, TS, TLS | 14 | 95 | 90 | | | s |

| Parameter | Symbol | Service ID | Typ | Max | Unit | Conditions |
|---|----------------------------|------------|-----|-----|------|------------|
| Secure NVM read | T _{SNVM_Rd} | 18H | | | | Note 1 |
| Digital signature service raw | T _{SIG_RAW} | 19H | 174 | 187 | ms | |
| Digital signature service DER | T _{SIG_DER} | 1AH | 174 | 187 | ms | |
| Reserved | | 1BH–1FH | | | | |
| PUF emulation | T _{Challenge} | 20H | 1.8 | 2.0 | ms | |
| Nonce service | T _{Nonce} | 21H | 1.2 | 1.4 | ms | |
| Bitstream authentication | T _{BIT_AUTH} | 22H | | | | Note 4 |
| IAP Image authentication | T _{IAP_AUTH} | 23H | | | | Note 4 |
| Reserved | | 26H–3FH | | | | |
| In application programming by index | T _{IAP_Prg_Index} | 42H | | | | Note 2 |
| In application programming by SPI address | T _{IAP_Prg_Addr} | 43H | | | | Note 2 |
| In application verify by index | T _{IAP_Ver_Index} | 44H | | | | Note 5 |
| In application verify by SPI address | T _{IAP_Ver_Addr} | 45H | | | | Note 5 |
| Auto update | T _{AutoUpdate} | 46H | | | | Note 2 |
| Digest check | T _{Digest_chk} | 47H | | | | Note 3 |

1. See [sNVM Read/Write Characteristics \(see page 58\)](#).
2. See [SPI Master Programming Time \(see page 52\)](#).
3. See [Digest Times \(see page 54\)](#).
4. See [Authentication Services Time \(see page 58\)](#).
5. See [Verify Services Time \(see page 58\)](#).
6. Throughputs described are measured from SS_REQ assertion to BUSY de-assertion.

7.8

Fabric Macros

This section describes switching characteristics of UJTAG, UJTAG_SEC, USPI, system controller, and temper detectors and dynamic reconfiguration details.

7.8.1

UJTAG Switching Characteristics

The following section describes characteristics of UJTAG switching.

Table 88 • UJTAG Performance Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---------------|------------------|-----|-----|-----|------|-----------|
| TCK frequency | F _{TCK} | | | 25 | MHz | |

| Parameter | Min | Typ | Max | Unit | Condition |
|--------------------------|------|-----|-----|------|-----------|
| Voltage sensing range | 0.9 | 2.8 | V | | |
| Voltage sensing accuracy | -1.5 | 1.5 | % | | |

Table 93 • Tamper Macro Timing Characteristics—Flags and Clearing

| Parameter | Symbol | Typ | Max | Unit |
|--|--|-----|-----|------|
| From event detection to flag generation | | | | |
| | T _{JTAG_ACTIVE} ^{1, 2} | 45 | 52 | ns |
| | T _{MESH_ERR} ² | 1.8 | 2.2 | μs |
| | T _{CLK_GLITCH} ^{1, 2} | | | ns |
| | T _{CLK_FREQ} ^{1, 2} | | | μs |
| | T _{LOW_1P05} ² | 70 | 108 | μs |
| | T _{HIGH_1P8} ² | 85 | 120 | μs |
| | T _{HIGH_2P5} ² | 130 | 520 | μs |
| | T _{GLITCH_1P05} ² | | | μs |
| | T _{SECDEC} ^{1, 2} | | | μs |
| | T _{DRI_ERR} ² | 14 | 18 | μs |
| | T _{WDOG} ^{1, 2} | | | μs |
| | T _{LOCK_ERR} ² | | | μs |
| Time from system controller instruction execution to flag generation | | | | |
| | T _{INST_BUF_ACCESS} ^{2, 3} | 4 | 5 | μs |
| | T _{INST_DEBUG} ^{2, 3} | 3.3 | 4 | μs |
| | T _{INST_CHK_DIGEST} ^{2, 3} | 1.8 | 3 | μs |
| | T _{INST_EC_SETUP} ^{2, 3} | 1.8 | 2 | μs |
| | T _{INST_FACT_PRIV} ^{2, 3} | 3.8 | 5 | μs |
| | T _{INST_KEY_VAL} ^{2, 3} | 2.5 | 3.1 | μs |
| | T _{INST_MISC} ^{2, 3} | 1.5 | 2 | μs |
| | T _{INST_PASSCODE_MATCH} ^{2, 3} | 2.5 | 3 | μs |
| | T _{INST_PASSCODE_SETUP} ^{2, 3} | 4.2 | 5 | μs |
| | T _{INST_PROG} ^{2, 3} | 3.8 | 4.1 | μs |
| | T _{INST_PUB_INFO} ^{2, 3} | 4 | 4.5 | μs |
| | T _{INST_ZERO_RECO} ^{2, 3} | 2.5 | 3 | μs |
| | T _{INST_PASSCODE_FAIL} ^{2, 3} | 170 | 180 | μs |
| | T _{INST_KEY_VAL_FAIL} ^{2, 3} | 92 | 110 | μs |
| | T _{INST_UNUSED} ^{2, 3} | 4 | 5 | μs |
| Time from sending the CLEAR to deassertion on FLAG | T _{CLEAR_FLAG} | 17 | 23 | ns |

1. Not available during Flash*Freeze.
2. The timing does not impact the user design, but it is useful for security analysis.
3. System service requests from the fabric will interrupt the system controller delaying the generation of the flag.

Table 94 • Tamper Macro Response Timing Characteristics

| Parameter | Symbol | Typ | Max | Unit |
|--|--------------------------|-----|-----|------|
| Time from triggering the response to all I/Os disabled | T _{I_O_DISABLE} | 40 | 50 | ns |

Table 104 • Flash*Freeze

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---|---------------------------|-----|-----|-----|------|-----------|
| The time from Flash*Freeze entry command to the Flash*Freeze state | T _{FF_ENTRY} | | 59 | | μs | |
| The time from Flash*Freeze exit pin assertion to fabric operational state | T _{FF_FABRIC_UP} | | 133 | | μs | |
| The time from Flash*Freeze exit pin assertion to I/Os operational | T _{FF_IO_ACTIVE} | | 143 | | μs | |

7.10 Dedicated Pins

The following section describes the dedicated pins.

7.10.1 JTAG Switching Characteristics

The following table describes characteristics of JTAG switching.

Table 105 • JTAG Electrical Characteristics

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-----------------------|-----------------------------|------|------|-----|---------------------------|-----------|
| T _{DISU} | TDI input setup time | 0.0 | | | ns | |
| T _{DIHD} | TDI input hold time | 2.0 | | | ns | |
| T _{TMSSU} | TMS input setup time | 1.5 | | | ns | |
| T _{TMSHD} | TMS input hold time | 1.5 | | | ns | |
| F _{TCK} | TCK frequency | | 25 | | MHz | |
| T _{TCKDC} | TCK duty cycle | 40 | 60 | | % | |
| T _{TDOQO} | TDO clock to Q out | | 8.4 | ns | C _{LOAD} = 40 pf | |
| T _{TRSTBCQ} | TRSTB clock to Q out | | 23.5 | ns | C _{LOAD} = 40 pf | |
| T _{TRSTBPW} | TRSTB min pulse width | 50 | | | ns | |
| T _{TRSTBREM} | TRSTB removal time | 0.0 | | | ns | |
| T _{TRSTBREC} | TRSTB recovery time | 12.0 | | | ns | |
| C _{IN_TDI} | TDI input pin capacitance | | 5.3 | pf | | |
| C _{IN_TMS} | TMS input pin capacitance | | 5.3 | pf | | |
| C _{IN_TCK} | TCK input pin capacitance | | 5.3 | pf | | |
| C _{IN_TRSTB} | TRSTB input pin capacitance | | 5.3 | pf | | |

7.10.2 SPI Switching Characteristics

The following tables describe characteristics of SPI switching.

Table 106 • SPI Master Mode (PolarFire Master) During Programming

| Parameter | Symbol | Min | Typ | Max | Unit | Condition |
|---------------|-------------------|-----|-----|-----|------|-----------|
| SCK frequency | F _{MSCK} | | | 20 | MHz | |

| | | | |
|--|------|----------|-------|
| SigVer, DSA-2048/SHA-256 | 1024 | 9810527 | 10884 |
| | 8K | 9597000 | 10719 |
| Key Agreement (KAS), DH-3072 ($p=3072$, security=256) | | 4920705 | 9338 |
| Key Agreement (KAS), DH-3072 ($p=3072$, security=256) ¹ | | 78914533 | 9083 |

- With DPA counter measures.

Table 122 • NRBG

| Modes | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|--|---------------------|--|-------------------------------|
| Instantiate: strength, s=256, 384-bit nonce, 384-bit personalization string | | 18221 | 2841 |
| Reseed: no additional input, s=256 | | 13585 | 1180 |
| Reseed: 384-bit additional input, s=256 | | 15922 | 1342 |
| Generate: (no additional input), prediction resistance enabled, s= 256 | 128 8K | 15262 27169 | 1755 8223 |
| Generate: (no additional input), prediction resistance disabled, s= 256 | 128 8K | 2138 14045 | 1167 8223 |
| Generate: (384-bit additional input), prediction resistance enabled, s= 256 | 128 8K | 21299 33206 | 1944 8949 |
| Generate: (384-bit additional input), prediction resistance disabled, s= 256 | 128 8K | 11657 23564 | 1894 8950 |
| Un-instantiate | | 761 | 666 |

- With DPA counter measures.

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51700141