

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	481000
Total RAM Bits	33792000
Number of I/O	388
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/mpf500t-fcg784i

Contents

1 Revision History	1
1.1 Revision 1.3	1
1.2 Revision 1.2	1
1.3 Revision 1.1	1
1.4 Revision 1.0	1
2 Overview	2
3 References	3
4 Device Offering	4
5 Silicon Status	5
6 DC Characteristics	6
6.1 Absolute Maximum Rating	6
6.2 Recommended Operating Conditions	6
6.2.1 DC Characteristics over Recommended Operating Conditions	8
6.2.2 Maximum Allowed Overshoot and Undershoot	8
6.3 Input and Output	12
6.3.1 DC Input and Output Levels	12
6.3.2 Differential DC Input and Output Levels	15
6.3.3 Complementary Differential DC Input and Output Levels	18
6.3.4 HSIO On-Die Termination	19
6.3.5 GPIO On-Die Termination	20
7 AC Switching Characteristics	22
7.1 I/O Standards Specifications	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP	22
7.1.2 Output Delay Measurement Methodology	25
7.1.3 Input Buffer Speed	27
7.1.4 Output Buffer Speed	29
7.1.5 Maximum PHY Rate for Memory Interface IP	31
7.1.6 User I/O Switching Characteristics	32
7.2 Clocking Specifications	35
7.2.1 Clocking	35
7.2.2 PLL	36
7.2.3 DLL	37
7.2.4 RC Oscillators	38
7.3 Fabric Specifications	40
7.3.1 Math Blocks	40

6.2.1 DC Characteristics over Recommended Operating Conditions

The following table lists the DC characteristics over recommended operating conditions.

Table 5 • DC Characteristics over Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit	Condition
Input pin capacitance ¹	C _{IN} (dedicated GPIO)	5.6		pf	
	C _{IN} (GPIO)	5.6		pf	
	C _{IN} (HSIO)	2.8		pf	
Input or output leakage current per pin	I _L (GPIO)	10		µA	I/O disabled, high – Z
	I _L (HSIO)	10		µA	I/O disabled, high – Z
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}	T _{RISE}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDI_x} = 2.5 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDI_x} = 1.8 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDI_x} = 1.5 V
Input rise time (10%–90% of V _{DDI_x}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}	T _{FALL}	0.66	2.64	ns	V _{DDI_x} = 3.3 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.50	2.00	ns	V _{DDI_x} = 2.5 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.36	1.44	ns	V _{DDI_x} = 1.8 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.30	1.20	ns	V _{DDI_x} = 1.5 V
Input fall time (90%–10% of V _{DDI_x}) ^{2, 3, 4}		0.24	0.96	ns	V _{DDI_x} = 1.2 V
Pad pull-up when V _{IN} = 0 ⁵	I _{PU}	137	220	µA	V _{DDI_x} = 3.3 V
Pad pull-up when V _{IN} = 0 ⁵		102	166	µA	V _{DDI_x} = 2.5 V
Pad pull-up when V _{IN} = 0		68	115	µA	V _{DDI_x} = 1.8 V
Pad pull-up when V _{IN} = 0		51	88	µA	V _{DDI_x} = 1.5 V
Pad pull-up when V _{IN} = 0 ⁶		29	73	µA	V _{DDI_x} = 1.35 V
Pad pull-up when V _{IN} = 0		16	46	µA	V _{DDI_x} = 1.2 V
Pad pull-down when V _{IN} = 3.3 V ⁵	I _{PD}	65	187	µA	V _{DDI_x} = 3.3 V
Pad pull-down when V _{IN} = 2.5 V ⁵		63	160	µA	V _{DDI_x} = 2.5 V
Pad pull-down when V _{IN} = 1.8 V		60	117	µA	V _{DDI_x} = 1.8 V
Pad pull-down when V _{IN} = 1.5 V		57	95	µA	V _{DDI_x} = 1.5 V
Pad pull-down when V _{IN} = 1.35 V		52	86	µA	V _{DDI_x} = 1.35 V
Pad pull-down when V _{IN} = 1.2 V		47	79	µA	V _{DDI_x} = 1.2 V

1. Represents the die input capacitance at the pad not the package.
2. Voltage ramp must be monotonic.
3. Numbers based on rail-to-rail input signal swing and minimum 1 V/ns and maximum 4 V/ns. These are to be used for input delay measurement consistency.
4. I/O signal standards with smaller than rail-to-rail input swings can use a nominal value of 200 ps 20%–80% of swing and maximum value of 500 ps 20%–80% of swing.
5. GPIO only.

6.2.2 Maximum Allowed Overshoot and Undershoot

During transitions, input signals may overshoot and undershoot the voltage shown in the following table. Input currents must be limited to less than 100 mA per latch-up specifications.

The maximum overshoot duration is specified as a high-time percentage over the lifetime of the device. A DC signal is equivalent to 100% of the duty-cycle.

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for HSIO.

Table 6 • Maximum Overshoot During Transitions for HSIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	1.8
100	1.85
100	1.9
100	1.95
100	2
100	2.05
100	2.1
100	2.15
100	2.2
90	2.25
30	2.3
7.5	2.35
1.9	2.4

Note: Overshoot level is for VDDI at 1.8 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for HSIO.

Table 7 • Maximum Undershoot During Transitions for HSIO

AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	-0.05
100	-0.1
100	-0.15
100	-0.2
100	-0.25
100	-0.3
100	-0.35
100	-0.4
44	-0.45
14	-0.5
4.8	-0.55
1.6	-0.6

The following table shows the maximum AC input voltage (V_{IN}) overshoot duration for GPIO.

Table 8 • Maximum Overshoot During Transitions for GPIO

AC (V_{IN}) Overshoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	3.8
100	3.85
100	3.9
100	3.95
70	4
50	4.05
33	4.1
22	4.15
14	4.2
9.8	4.25
6.5	4.3
4.4	4.35
3	4.4
2	4.45
1.4	4.5
0.9	4.55
0.6	4.6

Note: Overshoot level is for V_{DDI} at 3.3 V.

The following table shows the maximum AC input voltage (V_{IN}) undershoot duration for GPIO.

Table 9 • Maximum Undershoot During Transitions for GPIO

AC (V_{IN}) Undershoot Duration as % at $T_J = 100^\circ C$	Condition (V)
100	-0.5
100	-0.55
100	-0.6
100	-0.65
100	-0.7
100	-0.75
100	-0.8
100	-0.85
100	-0.9
100	-0.95
100	-1
100	-1.05
100	-1.1
100	-1.15
100	-1.2
69	-1.25
45	-1.3

I/O Standard	V _{DDI} Min (V)	V _{DDI} Typ (V)	V _{DDI} Max (V)	V _{OL} Min (V)	V _{OL} Max (V)	V _{OH} Min (V)	V _{OH} Max (V)	I _{OL} ^{2,6} mA	I _{OH} ^{2,6} mA
HSTL135I ⁴	1.283	1.35	1.418	0.2 x V _{DDI}	0.8 x V _{DDI}			V _{OL} /50 /50	(V _{DDI} – V _{OH}) /50
HSTL135II ⁴	1.283	1.35	1.418	0.2 x V _{DDI}	0.8 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSTL12I ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /50 /50	(V _{DDI} – V _{OH}) /50
HSTL12II ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSUL18I ⁴	1.71	1.8	1.89	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /55 /55	(V _{DDI} – V _{OH}) /55
HSUL18II ⁴	1.71	1.8	1.89	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /25 /25	(V _{DDI} – V _{OH}) /25
HSUL12I ⁴	1.14	1.2	1.26	0.1 x V _{DDI}	0.9 x V _{DDI}			V _{OL} /40 /40	(V _{DDI} – V _{OH}) /40
POD12I ^{4,5}	1.14	1.2	1.26	0.5 x V _{DDI}				V _{OL} /48 /48	(V _{DDI} – V _{OH}) /48
POD12II ^{4,5}	1.14	1.2	1.26	0.5 x V _{DDI}				V _{OL} /34 /34	(V _{DDI} – V _{OH}) /34

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I_{OL}/I_{OH} units for impedance standards in amps (not mA).
5. V_{OH_MAX} based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
 - a. HSIO lane: 120 mA per 12 IO buffers.
 - b. GPIO lane: 160 mA per 12 IO buffers.

Note: 3.3 V and 2.5 V are only supported in GPIO banks.

6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

Table 14 • Differential DC Input Levels

I/O Standard	Bank Type	VICM RANGE Libero Setting	V _{ICM} ^{1,3} Min (V)	V _{ICM} ^{1,3} Typ (V)	V _{ICM} ^{1,3} Max (V)	V _{ID} ² Min (V)	V _{ID} Typ (V)	V _{ID} Max (V)
LVDS33	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS25	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.35	0.6
		Low	0.05	0.4	0.8	0.1	0.35	0.6
LVDS18 ⁴	GPIO	Mid (default)	0.6	1.25	1.65	0.1	0.35	0.6

Standard	Description	R _{REF} (Ω)	C _{REF} (pF)	V _{MEAS} (V)	V _{REF} (V)
SSTL18I	SSTL 1.8 V Class I	50	0	V _{REF}	0.9
SSTL18II	SSTL 1.8 V Class II	50	0	V _{REF}	0.9
SSTL15I	SSTL 1.5 V Class I	50	0	V _{REF}	0.75
SSTL15II	SSTL 1.5 V Class II	50	0	V _{REF}	0.75
SSTL135I	SSTL 1.35 V Class I	50	0	V _{REF}	0.675
SSTL135II	SSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL15I	High-speed transceiver logic (HSTL) 1.5 V Class I	50	0	V _{REF}	0.75
HSTL15II	HSTL 1.5 V Class II	50	0	V _{REF}	0.75
HSTL135I	HSTL 1.35 V Class I	50	0	V _{REF}	0.675
HSTL135II	HSTL 1.35 V Class II	50	0	V _{REF}	0.675
HSTL12	HSTL 1.2 V	50	0	V _{REF}	0.6
HSUL18I	High-speed unterminated logic 1.8 V Class I	50	0	V _{REF}	0.9
HSUL18II	HSUL 1.8 V Class II	50	0	V _{REF}	0.9
HSUL12	HSUL 1.2 V	50	0	V _{REF}	0.6
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	50	0	V _{REF}	0.84
POD12II	POD 1.2 V Class II	50	0	V _{REF}	0.84
LVDS33	LVDS 3.3 V	100	0	0 ¹	0
LVDS25	LVDS 2.5 V	100	0	0 ¹	0
LVDS18	LVDS 1.8 V	100	0	0 ¹	0
RSDS33	Reduced swing differential signaling 3.3 V	100	0	0 ¹	0
RSDS25	RSDS 2.5 V	100	0	0 ¹	0
RSDS18	RSDS 1.8 V	100	0	0 ¹	0
MINILVDS33	Mini-LVDS 3.3 V	100	0	0 ¹	0
MINILVDS25	Mini-LVDS 2.5 V	100	0	0 ¹	0
SUBLVDS33	Sub-LVDS 3.3 V	100	0	0 ¹	0
SUBLVDS25	Sub-LVDS 2.5 V	100	0	0 ¹	0
PPDS33	Point-to-point differential signaling 3.3 V	100	0	0 ¹	0
PPDS25	PPDS 2.5 V	100	0	0 ¹	0
BUSLVDSE25	Bus LVDS	100	0	0 ¹	0
MLVDSE25	Multipoint LVDS 2.5 V	100	0	0 ¹	0
LVPECLE33	Low-voltage positive emitter-coupled logic	100	0	0 ¹	0
MIPIE25	Mobile industry processor interface 2.5 V	100	0	0 ¹	0

1. The value given is the differential output voltage.

Standard	STD	-1	Unit
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL12	1066	1333	Mbps
HSTL12	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps

1. Performance is achieved with $V_{ID} \geq 200$ mV.

Table 25 • GPIO Maximum Input Buffer Speed

Standard	STD	-1	Unit
LVDS25/LVDS33/LCMDS25/LCMDS33	1250	1600	Mbps
RSDS25/RSDS33	800	800	Mbps
MINILVDS25/MINILVDS33	800	800	Mbps
SUBLVDS25/SUBLVDS33	800	800	Mbps
PPDS25/PPDS33	800	800	Mbps
SLVS25/SLVS33	800	800	Mbps
SLVSE15	800	800	Mbps
HCSL25/HCSL33	800	800	Mbps
BUSLVDS25	800	800	Mbps
MLVDSE25	800	800	Mbps
LVPECL33	800	800	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
HSTL15I	800	900	Mbps
HSTL15II	800	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
PCI	500	500	Mbps
LTTL33 (20 mA)	500	500	Mbps
LVCMOS33 (20 mA)	500	500	Mbps
LVCMOS25 (16 mA)	500	500	Mbps

7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX}	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F _{MAX}	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F _{MAX}	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F _{MAX}	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F _{MAX}	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned
F _{MAX}	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned
F _{MAX}	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F _{MAX}	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered
F _{MAX} 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Symbol	Min	Typ	Max	Unit
Maximum input period clock jitter (reference and feedback clocks) ²	F_{MAXINJ}		120	1000	ps
PLL VCO frequency	F_{VCO}	800		5000	MHz
Loop bandwidth (Int) ³	F_{BW}	$F_{PHDET}/55$	$F_{PHDET}/44$	$F_{PHDET}/30$	MHz
Loop bandwidth (FRAC) ³	F_{BW}	$F_{PHDET}/91$	$F_{PHDET}/77$	$F_{PHDET}/56$	MHz
Static phase offset of the PLL outputs ⁴	T_{SPO}			Max (± 60 ps, ± 0.5 degrees)	ps
		$T_{OUTJITTER}$			ps
PLL output duty cycle precision	$T_{OUTDUTY}$	48		54	%
PLL lock time ⁵	T_{LOCK}			Max (6.0 μ s, 625 PFD cycles)	μ s
PLL unlock time ⁶	T_{UNLOCK}	2		8	PFD cycles
PLL output frequency	F_{OUT}	0.050		1250	MHz
Minimum reset pulse width	T_{MRPW}				μ s
Maximum delay in the feedback path ⁷	F_{MAXDFB}			1.5	PFD cycles
Spread spectrum modulation spread ⁸	Mod_Spread	0.1		3.1	%
Spread spectrum modulation frequency ⁹	Mod_Freq	$F_{PHDETF}/(128 \times 63)$	32	$F_{PHDETF}/(128)$	KHz

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW_PROP_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW_PROP_CTRL = "00" and can be increased if BW_PROP_CTRL = "10" and will be at the highest value if BW_PROP_CTRL = "11".
4. Maximum (± 3 -Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/ F_{REF} . For example, $F_{REF} = 25$ MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

Note: In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth < $(0.0017 * VCO Frequency) - 0.4863$ MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

7.2.3 DLL

The following table provides information about DLL.

Table 38 • DLL Electrical Characteristics

Parameter ¹	Symbol	Min	Typ	Max	Unit
Input reference clock frequency	F_{INF}	133		800	MHz
Input feedback clock frequency	F_{INFDBF}	133		800	MHz
Primary output clock frequency	F_{OUTPF}	133		800	MHz

Parameter	Modes ¹	STD Min	STD Max	-1 Min	-1 Max	Unit
Transceiver RX_CLK range (non-deterministic PCS mode with global or regional fabric clocks)	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 4.8 Gbps		300		300	MHz
	20-bit, max data rate = 6.0 Gbps		300		300	MHz
	32-bit, max data rate = 10.3125 Gbps		325		325	MHz
	40-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		260		320	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	Fabric pipe mode 32-bit, max data rate = 6.0 Gbps		150		150	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
Transceiver TX_CLK range (deterministic PCS mode with regional fabric clocks)	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	Mhz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
Transceiver RX_CLK range (deterministic PCS mode with regional fabric clocks)	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	MHz
	64-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		165		200	MHz
	80-bit, max data rate = 10.3125 Gbps (-STD) / 12.7 Gbps (-1) ¹		130		160	MHz
	8-bit, max data rate = 1.6 Gbps		200		200	MHz
	10-bit, max data rate = 1.6 Gbps		160		160	MHz
	16-bit, max data rate = 3.6 Gbps (-STD) / 4.25 Gbps (-1)		225		266	MHz
	20-bit, max data rate = 4.5 Gbps (-STD) / 5.32 Gbps (-1)		225		266	MHz
	32-bit, max data rate = 7.2 Gbps (-STD) / 8.5 Gbps (-1)		225		266	MHz
	40-bit, max data rate = 9.0 Gbps (-STD) / 10.6 Gbps (-1) ¹		225		266	MHz

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

Note: Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

Parameter	Symbol	Min	Typ	Max	Unit	Condition
		0.41			UI	>3.2–8.5 Gbps ⁵
		0.41			UI	>1.6 to 3.2 Gbps ⁵
		0.41			UI	>0.8 to 1.6 Gbps ⁵
		0.41			UI	250 to 800 Mpbs ⁵
Total jitter tolerance with stressed eye	T _{JTOLSE}	0.65			UI	3.125 Gbps ⁵
		0.65			UI	6.25 Gbps ⁶
		0.7			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
Sinusoidal jitter tolerance with stressed eye	T _{SJOLSE}	0.1			UI	3.125 Gbps ⁵
		0.05			UI	6.25 Gbps ⁶
		0.05			UI	10.3125 Gbps ⁶
					UI	12.7 Gbps ^{6, 10}
CTLE DC gain (all stages, max settings)				10	dB	
CTLE AC gain (all stages, max settings)				16	dB	
DFE AC gain (per 5 stages, max settings)				7.5	dB	

1. Valid at 3.2 Gbps and below.
2. Data vs. Rx reference clock frequency.
3. Achieves compliance with PCIe electrical idle detection.
4. Achieves compliance with SATA OOB specification.
5. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE disabled, 80 MHz sinusoidal jitter injected to Rx data.
6. Rx jitter values based on bit error ratio (BER) of 10–12, AC coupled input with 400 mV V_{ID}, all stages of Rx CTLE enabled, DFE enabled, 80 MHz sinusoidal jitter injected to Rx data.
7. For PCIe: Low Threshold Setting = 1, High Threshold Setting = 2.
8. For SATA: Low Threshold Setting = 2, High Threshold Setting = 3.
9. Loss of signal detection is valid for input signals that transition at a density ≥ 1 Gbps for PRBS7 data or 6 Gbps for PRBS31 data.
10. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

7.5 Transceiver Protocol Characteristics

The following section describes transceiver protocol characteristics.

7.5.1 PCI Express

The following tables describe the PCI express.

Table 54 • PCI Express Gen1

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	2.5 Gbps	0.25		UI
Receiver jitter tolerance	2.5 Gbps	0.4		UI

Note: With add-in card, as specified in PCI Express CEM Rev 2.0.

Table 60 • 10GbE (RXAUI)

	Data Rate	Min	Max	Unit
Total transmit jitter	6.25 Gbps			UI
Receiver jitter tolerance	6.25 Gbps			UI

7.5.4 1GbE (1000BASE-T)

The following table describes 1GbE (1000BASE-T).

Table 61 • 1GbE (1000BASE-T)

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

The following table describes 1GbE (1000BASE-X).

Table 62 • 1GbE (1000BASE-X)

	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps			UI
Receiver jitter tolerance	1.25 Gbps			UI

7.5.5 SGMII and QSGMII

The following table describes SGMII.

Table 63 • SGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	1.25 Gbps		0.24	UI
Receiver jitter tolerance	1.25 Gbps	0.749		UI

The following table describes QSGMII.

Table 64 • QSGMII

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps		0.3	UI
Receiver jitter tolerance	5.0 Gbps	0.65		UI

7.5.6 SDI

The following table describes SDI.

Table 65 • SDI

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter				UI
Receiver jitter tolerance				UI

Parameter	Typ	Max	Unit	Conditions
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}			ms	One iteration of scrubbing
Time to scrub the fabric data ¹			s	Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}			s	Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ^{1,4}			s	Full scrubbing
Time to verify ⁵			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

Table 79 • Zeroization Times for MPF300T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1,2}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}			ms	One iteration of scrubbing
Time to scrub the fabric data ¹			s	Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}			s	Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ^{1,4}			s	Full scrubbing
Time to verify ⁵			s	

1. Total completion time after interning zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

Table 80 • Zeroization Times for MPF500T, TL, TS, and TLS Devices

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data ¹			ms	Data erased
Time to destroy data in non-volatile memory (like new) ^{1,2}			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) ^{1,3}			ms	One iteration of scrubbing

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) ^{1,4}		ms		One iteration of scrubbing
Time to scrub the fabric data ¹		s		Full scrubbing
Time to scrub the pNVM data (like new) ^{1,2}		s		Full scrubbing
Time to scrub the pNVM data (recoverable) ^{1,3}		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) ¹		s		Full scrubbing
Time to verify ⁵		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

7.6.7 Verify Time

The following tables describe verify time.

Table 81 • Standalone Fabric Verify Times

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 ¹	s
	MPF300T, TL, TS, TLS	90 ¹	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 ²	s
	MPF300T, TL, TS, TLS	55 ²	s
	MPF500T, TL, TS, TLS		s


1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS_SPI_0 port running at 6.67 MHz. DirectC version 4.1.

Notes:

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

Table 82 • Verify Time by Programming Hardware

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Figure 3 • UJTAG Timing Diagram

7.8.2 UJTAG_SEC Switching Characteristics

The following table describes characteristics of UJTAG_SEC switching.

Table 89 • UJTAG Security Performance Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
TCK frequency	f_{TCK}				MHz	


7.8.3 USPI Switching Characteristics

The following section describes characteristics of USPI switching.

Table 90 • SPI Macro Interface Timing Characteristics

Parameter	Symbol	$V_{DDI} = 3.3\text{ V}$ Max	$V_{DDI} = 2.5\text{ V}$ Max	$V_{DDI} = 1.8\text{ V}$ Max	$V_{DDI} = 1.5\text{ V}$ Max	$V_{DDI} = 1.2\text{ V}$ Max	Unit
Propagation delay from the fabric to pins ¹	TPD_MOSI	0.8	1	1.2	1.4	1.6	ns
	TPD_MISO	3.5	3.75	4	4.25	4.5	ns
	TPD_SS	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK	3.5	3.75	4	4.25	4.5	ns
	TPD_MOSI_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SS_OE	3.5	3.75	4	4.25	4.5	ns
	TPD_SCK_OE	3.5	3.75	4	4.25	4.5	ns

- Assumes CL of the relevant I/O standard as described in the input and output delay measurement tables.

Figure 6 • Warm Reset Timing

7.9.3 Power-On Reset Voltages

7.9.3.1 Main Supplies

The start of power-up to functional time (T_{PUFT}) is defined as the point at which the latest of the main supplies (VDD, VDD18, VDD25) reach the reference voltage levels specified in the following table. This starts the process of releasing the reset of the device and powering on the FPGA fabric and IOs.

Table 97 • POR Ref Voltages

Supply	Power-On Reset Start Point (V)	Note
VDD	0.95	Applies to both 1.0 V and 1.05 V operation.
VDD18	1.71	
VDD25	2.25	

7.9.3.2 I/O-Related Supplies

For the I/Os to become functional (for low speed, sub 400 MHz operation), the (per-bank) I/O supplies (VDDI, VDDAUX) must reach the trip point voltage levels specified in the following table and the main supplies above must also be powered on.

Table 98 • I/O-Related Supplies

Supply	I/O Power-Up Start Point (V)
VDDI	0.85
VDDAUX	1.6

There are no sequencing requirements for the power supplies. However, VDDI3 must be valid at the same time as the main supplies. The other IO supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the IO supplies of some IO banks remain powered off).

Table 107 • SPI Master Mode (PolarFire Master) During Device Initialization

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _M SCK			40	MHz	

Table 108 • SPI Slave Mode (PolarFire Slave)

Parameter	Symbol	Min	Typ	Max	Unit	Condition
SCK frequency	F _S SCK			80	MHz	

7.10.3 SmartDebug Probe Switching Characteristics

The following table describes characteristics of SmartDebug probe switching.

Table 109 • SmartDebug Probe Performance Characteristics

Parameter	Symbol	V _{DD} = 1.0 V STD	V _{DD} = 1.0 V – 1	V _{DD} = 1.05 V STD	V _{DD} = 1.05 V – 1	Unit
Maximum frequency of probe signal	F _{MAX}	100	100	100	100	MHz
Minimum delay of probe signal	T _{Min_delay}	13	12	13	12	ns
Maximum delay of probe signal	T _{Max_delay}	13	12	13	12	ns

7.10.4 DEVRST_N Switching Characteristics

The following table describes characteristics of DEVRST_N switching.

Table 110 • DEVRST_N Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
DEVRST_N ramp rate	DR _{RAMP}		10		μs	It must be a normal clean digital signal, with typical rise and fall times
DEVRST_N assert time	DR _{ASSERT}	1			μs	The minimum time for DEVRST_N assertion to be recognized
DEVRST_N de-assert time	DR _{DEASSERT}		2.75		ms	The minimum time DEVRST_N needs to be de-asserted before assertion

7.10.5 FF_EXIT Switching Characteristics

The following table describes characteristics of FF_EXIT switching.

Table 111 • FF_EXIT Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition
FF_EXIT_N ramp rate	FF _{RAMP}		10		μs	
Minimum FF_EXIT_N assert time	FF _{ASSERT}	1			μs	The minimum time for FF_EXIT_N to be recognized
Minimum FF_EXIT_N de-assert time	FF _{DEASSERT}	170			μs	The minimum time FF_EXIT_N needs to be de-asserted before assertion

7.11 User Crypto

The following section describes user crypto.

7.11.1 TeraFire 5200B Switching Characteristics

The following table describes TeraFire 5200B switching characteristics.

Table 112 • TeraFire F5200B Switching Characteristics

Parameter	Symbol	VDD = 1.0 V STD	VDD = 1.0 V – 1	VDD = 1.05 V STD	VDD = 1.05 V – 1	Unit	Condition
Operating frequency	F _{MAX}	189		189		MHz	–40 °C to 100 °C

7.11.2 TeraFire 5200B Throughput Characteristics

The following tables for each algorithm describe the TeraFire 5200B throughput characteristics.

Note: Throughput cycle count collected with Athena TeraFire Core and RISCV running at 100 MHz.

Table 113 • AES

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-ECB-128 encrypt ¹	128	515	1095
	64K	50157	933
AES-ECB-128 decrypt ¹	128	557	1760
	64K	48385	1524
AES-ECB-256 encrypt ¹	128	531	1203
	64K	58349	1203
AES-ECB-256 decrypt ¹	128	589	1676
	64K	56673	1671
AES-CBC-256 encrypt ¹	128	576	1169
	64K	52547	1169
AES-CBC-256 decrypt ¹	128	585	1744
	64K	48565	1652
AES-GCM-128 encrypt ¹ , 128-bit tag, (full message encrypted/authenticated)	128	1925	2740
	64K	60070	2158
AES-GCM-256 encrypt ¹ , 128-bit tag, (full message encrypted/authenticated)	128	1973	2268
	64K	60102	2151

- With DPA counter measures.

Table 114 • GMAC

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
AES-GCM-256 ¹ , 128-bit tag, (message is only authenticated)	128	1863	2211

ECDSA SigVer, P-384/SHA-384	1024 8K	6421841 6273510	5759 5759
Key Agreement (KAS), P-384		5039125	6514
Point Multiply, P-256 ¹		5176923	4482
Point Multiply, P-384 ¹		12043199	5319
Point Multiply, P-521 ¹		26887187	6698
Point Addition, P-384		3018067	5779
KeyGen (PKG), P-384		12055368	6908
Point Verification, P-384		5091	3049

1. With DPA counter measures.

Table 120 • IFC (RSA)

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
Encrypt, RSA-2048, e=65537	2048	436972	8,972
Encrypt, RSA-3072, e=65537	3072	962162	12,583
Decrypt, RSA-2048 ¹ , CRT	2048	26862392	15900
Decrypt, RSA-3072 ¹ , CRT	3072	75153782	22015
Decrypt, RSA-4096, CRT	4096	89235615	23710
Decrypt, RSA-3072, CRT	3072	37880180	18638
SigGen, RSA-3072/SHA-384 ¹ ,CRT, PKCS #1 V 1.5	1024 8K	75197644 75213653	20032 19303
SigGen, RSA-3072/SHA-384, PKCS #1, V 1.5	1024 8K	148090970 148102576	14642 13936
SigVer, RSA-3072/SHA-384, e = 65537, PKCS #1 V 1.5	1024 8K	970991 982011	12000 11769
SigVer, RSA-2048/SHA-256, e = 65537, PKCS #1 V 1.5	1024 8K	443493 453007	8436 8436
SigGen, RSA-3072/SHA-384, ANSI X9.31	1024 8K	147138254 147155896	13945 13523
SigVer, RSA-3072/SHA-384, e = 65537, ANSI X9.31	1024 8K	973269 983255	11313 11146

1. With DPA counter measures.

Table 121 • FFC (DH)

Modes	Message Size (bits)	Athena TeraFire Crypto Core Clock-Cycles	CAL Delay In CPU Clock-Cycles
SigGen, DSA-3072/SHA-384 ¹	1024 8K	27932907 27942415	13969 13501
SigGen, DSA-3072/SHA-384	1024	12086356	13602
SigVer, DSA-3072/SHA-384	1024 8K	24597916 24229420	15662 15133



a  **MICROCHIP** company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51700141