



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	481000
Total RAM Bits	33792000
Number of I/O	388
Number of Gates	-
Voltage - Supply	0.97V ~ 1.08V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BBGA, FCBGA
Supplier Device Package	784-FCBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf500tl-fcg784i">https://www.e-xfl.com/product-detail/microchip-technology/mpf500tl-fcg784i</a>

## Contents

---

<b>1 Revision History .....</b>	<b>1</b>
1.1 Revision 1.3 .....	1
1.2 Revision 1.2 .....	1
1.3 Revision 1.1 .....	1
1.4 Revision 1.0 .....	1
<b>2 Overview .....</b>	<b>2</b>
<b>3 References .....</b>	<b>3</b>
<b>4 Device Offering .....</b>	<b>4</b>
<b>5 Silicon Status .....</b>	<b>5</b>
<b>6 DC Characteristics .....</b>	<b>6</b>
6.1 Absolute Maximum Rating .....	6
6.2 Recommended Operating Conditions .....	6
6.2.1 DC Characteristics over Recommended Operating Conditions .....	8
6.2.2 Maximum Allowed Overshoot and Undershoot .....	8
6.3 Input and Output .....	12
6.3.1 DC Input and Output Levels .....	12
6.3.2 Differential DC Input and Output Levels .....	15
6.3.3 Complementary Differential DC Input and Output Levels .....	18
6.3.4 HSIO On-Die Termination .....	19
6.3.5 GPIO On-Die Termination .....	20
<b>7 AC Switching Characteristics .....</b>	<b>22</b>
7.1 I/O Standards Specifications .....	22
7.1.1 Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP .....	22
7.1.2 Output Delay Measurement Methodology .....	25
7.1.3 Input Buffer Speed .....	27
7.1.4 Output Buffer Speed .....	29
7.1.5 Maximum PHY Rate for Memory Interface IP .....	31
7.1.6 User I/O Switching Characteristics .....	32
7.2 Clocking Specifications .....	35
7.2.1 Clocking .....	35
7.2.2 PLL .....	36
7.2.3 DLL .....	37
7.2.4 RC Oscillators .....	38
7.3 Fabric Specifications .....	40
7.3.1 Math Blocks .....	40

The maximum overshoot duration is specified as a high-time percentage over the lifetime of the device. A DC signal is equivalent to 100% of the duty-cycle.

The following table shows the maximum AC input voltage ( $V_{IN}$ ) overshoot duration for HSIO.

**Table 6 • Maximum Overshoot During Transitions for HSIO**

AC ( $V_{IN}$ ) Overshoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	1.8
100	1.85
100	1.9
100	1.95
100	2
100	2.05
100	2.1
100	2.15
100	2.2
90	2.25
30	2.3
7.5	2.35
1.9	2.4

**Note:** Overshoot level is for VDDI at 1.8 V.

The following table shows the maximum AC input voltage ( $V_{IN}$ ) undershoot duration for HSIO.

**Table 7 • Maximum Undershoot During Transitions for HSIO**

AC ( $V_{IN}$ ) Undershoot Duration as % at $T_J = 100^\circ\text{C}$	Condition (V)
100	-0.05
100	-0.1
100	-0.15
100	-0.2
100	-0.25
100	-0.3
100	-0.35
100	-0.4
44	-0.45
14	-0.5
4.8	-0.55
1.6	-0.6

The following table shows the maximum AC input voltage ( $V_{IN}$ ) overshoot duration for GPIO.

I/O Standard	Bank Type	VICM_RANGE Libero Setting	V <sub>ICM</sub> <sup>1,3</sup> Min (V)	V <sub>ICM</sub> <sup>1,3</sup> Typ (V)	V <sub>ICM</sub> <sup>1,3</sup> Max (V)	V <sub>ID</sub> <sup>2</sup> Min (V)	V <sub>ID</sub> Typ (V)	V <sub>ID</sub> Max (V)
HCSL25 <sup>6</sup>	GPIO	Mid (default)	0.6	1.25	2.35	0.1	0.55	1.1
		Low	0.05	0.35	0.8	0.1	0.55	1.1
HCSL18 <sup>5</sup>	HSIO	Mid (default)	0.6	1.0	1.65	0.1	0.55	1.1
		Low	0.05	0.4	0.8	0.1	0.55	1.1
BUSLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.1	V <sub>DDI</sub>
		Low	0.05	0.4	0.8	0.05	0.1	V <sub>DDI</sub>
MLVDSE25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.35	2.4
		Low	0.05	0.4	0.8	0.05	0.35	2.4
LVPECL33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
LVPECLE33	GPIO	Mid (default)	0.6	1.65	2.35	0.05	0.8	2.4
		Low	0.05	0.4	0.8	0.05	0.8	2.4
MIPI25	GPIO	Mid (default)	0.6	1.25	2.35	0.05	0.2	0.3
		Low	0.05	0.2	0.8	0.05	0.2	0.3

1. V<sub>ICM</sub> is the input common mode.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>ICM</sub> rules are as follows:
  - a. V<sub>ICM</sub> must be less than V<sub>DDI</sub> – 0.4 V;
  - b. V<sub>ICM</sub> + V<sub>ID</sub>/2 must be <V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>ICM</sub> – V<sub>ID</sub>/2 must be >V<sub>SS</sub> – 0.3 V;
  - d. Any differential input with V<sub>ICM</sub> ≤ 0.6 V requires the low common mode setting in Libero (VICM\_RANGE=LOW).
4. V<sub>DDI</sub> = 1.8 V, V<sub>DDAUX</sub> = 2.5 V.
5. HSIO receiver only.
6. GPIO receiver only.

**Table 15 • Differential DC Output Levels**

I/O Standard	Bank Type	V <sub>O<sup>C</sup>M</sub> <sup>1</sup> Min (V)	V <sub>O<sup>C</sup>M</sub> Typ (V)	V <sub>O<sup>C</sup>M</sub> Max (V)	V <sub>O<sup>D</sup></sub> <sup>2</sup> Min (V)	V <sub>O<sup>D</sup></sub> <sup>2</sup> Typ (V)	V <sub>O<sup>D</sup></sub> <sup>2</sup> Max (V)
LVDS33	GPIO		1.2		0.25	0.35	0.45
LVDS25	GPIO		1.2		0.25	0.35	0.45
LCMDS33	GPIO		0.6		0.25	0.35	0.45
LCMDS25	GPIO		0.6		0.25	0.35	0.45
RSDS33	GPIO		1.2		0.17	0.2	0.23
RSDS25	GPIO		1.2		0.17	0.2	0.23
MINILVDS33	GPIO		1.2		0.3	0.4	0.6
MINILVDS25	GPIO		1.2		0.3	0.4	0.6
SUBLVDS33	GPIO		0.9		0.1	0.15	0.3
SUBLVDS25	GPIO		0.9		0.1	0.15	0.3
PPDS33	GPIO		0.8		0.17	0.2	0.23
PPDS25	GPIO		0.8		0.17	0.2	0.23
SLVSE15 <sup>3</sup>	GPIO, HSIO		0.2		0.12	0.135	0.15
BUSLVDSE25 <sup>3</sup>	GPIO		1.25		0.24	0.262	0.272

I/O Standard	Bank Type	V <sub>O<sub>CM</sub></sub> <sup>1</sup> Min (V)	V <sub>O<sub>CM</sub></sub> Typ (V)	V <sub>O<sub>CM</sub></sub> Max (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Min (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Typ (V)	V <sub>O<sub>D</sub></sub> <sup>2</sup> Max (V)
MILVDS25 <sup>3</sup>	GPIO		1.25		0.396	0.442	0.453
LVPECLE33 <sup>3</sup>	GPIO		1.65		0.664	0.722	0.755
MIPIE25 <sup>3</sup>	GPIO		0.25		0.1	0.22	0.3

1. V<sub>O<sub>CM</sub></sub> is the output common mode voltage.
2. V<sub>O<sub>D</sub></sub> is the output differential voltage.
3. Emulated output only.

### 6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

**Table 16 • Complementary Differential DC Input Levels**

I/O Standard	V <sub>DDI</sub> Min (V)	V <sub>DDI</sub> Typ (V)	V <sub>DDI</sub> Max (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Min (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Typ (V)	V <sub>I<sub>CM</sub></sub> <sup>1,3</sup> Max (V)	V <sub>I<sub>D</sub></sub> <sup>2</sup> Min (V)	V <sub>I<sub>D</sub></sub> Max (V)
SSTL25I	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL25II	2.375	2.5	2.625	1.164	1.250	1.339	0.1	
SSTL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
SSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
SSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
SSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL15I	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL15II	1.425	1.5	1.575	0.698	0.750	0.803	0.1	
HSTL135I	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL135II	1.283	1.35	1.418	0.629	0.675	0.723	0.1	
HSTL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
HSUL18I	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL18II	1.71	1.8	1.89	0.838	0.900	0.964	0.1	
HSUL12I	1.14	1.2	1.26	0.559	0.600	0.643	0.1	
POD12I	1.14	1.2	1.26	0.787	0.840	0.895	0.1	
POD12II	1.14	1.2	1.26	0.787	0.840	0.895	0.1	

1. V<sub>I<sub>CM</sub></sub> is the input common mode voltage.
2. V<sub>I<sub>D</sub></sub> is the input differential voltage.
3. V<sub>I<sub>CM</sub></sub> rules are as follows:
  - a. V<sub>I<sub>CM</sub></sub> must be less than V<sub>DDI</sub> - 0.4V;
  - b. V<sub>I<sub>CM</sub></sub> + V<sub>I<sub>D</sub></sub>/2 must be < V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>I<sub>CM</sub></sub> - V<sub>I<sub>D</sub></sub>/2 must be > V<sub>SS</sub> - 0.3 V.

Parameter	Description	Min (%)	Typ	Max (%)	Unit	Condition
Single-ended termination to V <sub>ss</sub> <sup>4,5</sup>	Internal parallel termination to V <sub>ss</sub>	-20	120	20	Ω	V <sub>DDI</sub> = 2.5 V/1.8 V/1.5 V/1.2 V
		-20	240	20	Ω	V <sub>DDI</sub> = 2.5 V/1.8 V/1.5 V/1.2 V

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of V<sub>DDI</sub>.
3. For 50 Ω/75 Ω/150 Ω cases, nearest supported values of 40 Ω/60 Ω/120 Ω are used.
4. Measured at 50% of V<sub>DDI</sub>.
5. Supported terminations vary with the IO type regardless of V<sub>DDI</sub> nominal voltage. Refer to Libero for available combinations.

Standard	Description	V <sub>L</sub> <sup>1</sup>	V <sub>H</sub> <sup>1</sup>	V <sub>ld</sub> <sup>2</sup>	V <sub>ICM</sub> <sup>2</sup>	V <sub>MEAS</sub> <sup>3,4</sup>	V <sub>REF</sub> <sup>1,5</sup>	Unit
HSUL18I	HSUL 1.8 V Class I	V <sub>REF</sub> – 0.54	V <sub>REF</sub> + 0.54			V <sub>REF</sub>	0.90	V
HSUL18II	HSUL 1.8 V Class II	V <sub>REF</sub> – 0.54	V <sub>REF</sub> + 0.54			V <sub>REF</sub>	0.90	V
HSUL12	HSUL 1.2 V	V <sub>REF</sub> – .22	V <sub>REF</sub> + .22			V <sub>REF</sub>	0.60	V
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	V <sub>REF</sub> – .15	V <sub>REF</sub> + .15			V <sub>REF</sub>	0.84	V
POD12II	POD 1.2 V Class II	V <sub>REF</sub> – .15	V <sub>REF</sub> + .15			V <sub>REF</sub>	0.84	V
LVDS33	Low-voltage differential signaling (LVDS) 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
LVDS25	LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
LVDS18	LVDS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
RSDS33	RSDS 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
RSDS25	RSDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
RSDS18	RSDS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MINILVDS33	Mini-LVDS 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MINILVDS25	Mini-LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
MINILVDS18	Mini-LVDS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	1.250	0		V
SUBLVDS33	Sub-LVDS 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SUBLVDS25	Sub-LVDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
SUBLVDS18	Sub-LVDS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.900	0		V
PPDS33	Point-to-point differential signaling 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.800	0		V
PPDS25	PPDS 2.5 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.800	0		V
PPDS18	PPDS 1.8 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.800	0		V
SLVS33	Scalable low- voltage signaling 3.3 V	V <sub>ICM</sub> – .125	V <sub>ICM</sub> + .125	0.250	0.200	0		V

Standard	Description	R <sub>REF</sub> (Ω)	C <sub>REF</sub> (pF)	V <sub>MEAS</sub> (V)	V <sub>REF</sub> (V)
SSTL18I	SSTL 1.8 V Class I	50	0	V <sub>REF</sub>	0.9
SSTL18II	SSTL 1.8 V Class II	50	0	V <sub>REF</sub>	0.9
SSTL15I	SSTL 1.5 V Class I	50	0	V <sub>REF</sub>	0.75
SSTL15II	SSTL 1.5 V Class II	50	0	V <sub>REF</sub>	0.75
SSTL135I	SSTL 1.35 V Class I	50	0	V <sub>REF</sub>	0.675
SSTL135II	SSTL 1.35 V Class II	50	0	V <sub>REF</sub>	0.675
HSTL15I	High-speed transceiver logic (HSTL) 1.5 V Class I	50	0	V <sub>REF</sub>	0.75
HSTL15II	HSTL 1.5 V Class II	50	0	V <sub>REF</sub>	0.75
HSTL135I	HSTL 1.35 V Class I	50	0	V <sub>REF</sub>	0.675
HSTL135II	HSTL 1.35 V Class II	50	0	V <sub>REF</sub>	0.675
HSTL12	HSTL 1.2 V	50	0	V <sub>REF</sub>	0.6
HSUL18I	High-speed unterminated logic 1.8 V Class I	50	0	V <sub>REF</sub>	0.9
HSUL18II	HSUL 1.8 V Class II	50	0	V <sub>REF</sub>	0.9
HSUL12	HSUL 1.2 V	50	0	V <sub>REF</sub>	0.6
POD12I	Pseudo open drain (POD) logic 1.2 V Class I	50	0	V <sub>REF</sub>	0.84
POD12II	POD 1.2 V Class II	50	0	V <sub>REF</sub>	0.84
LVDS33	LVDS 3.3 V	100	0	0 <sup>1</sup>	0
LVDS25	LVDS 2.5 V	100	0	0 <sup>1</sup>	0
LVDS18	LVDS 1.8 V	100	0	0 <sup>1</sup>	0
RSDS33	Reduced swing differential signaling 3.3 V	100	0	0 <sup>1</sup>	0
RSDS25	RSDS 2.5 V	100	0	0 <sup>1</sup>	0
RSDS18	RSDS 1.8 V	100	0	0 <sup>1</sup>	0
MINILVDS33	Mini-LVDS 3.3 V	100	0	0 <sup>1</sup>	0
MINILVDS25	Mini-LVDS 2.5 V	100	0	0 <sup>1</sup>	0
SUBLVDS33	Sub-LVDS 3.3 V	100	0	0 <sup>1</sup>	0
SUBLVDS25	Sub-LVDS 2.5 V	100	0	0 <sup>1</sup>	0
PPDS33	Point-to-point differential signaling 3.3 V	100	0	0 <sup>1</sup>	0
PPDS25	PPDS 2.5 V	100	0	0 <sup>1</sup>	0
BUSLVDSE25	Bus LVDS	100	0	0 <sup>1</sup>	0
MLVDSE25	Multipoint LVDS 2.5 V	100	0	0 <sup>1</sup>	0
LVPECLE33	Low-voltage positive emitter-coupled logic	100	0	0 <sup>1</sup>	0
MIPIE25	Mobile industry processor interface 2.5 V	100	0	0 <sup>1</sup>	0

1. The value given is the differential output voltage.

Standard	STD	-1	Unit
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps
LVCMOS12 (8 mA)	300	300	Mbps
MIPI25/MIPI33	800	800	Mbps

1. All SSTLD/HSTLD/HSULD/LVSTLD/POD type receivers use the LVDS differential receiver.
2. Performance is achieved with  $V_{ID} \geq 200$  mV.

## 7.1.4 Output Buffer Speed

**Table 26 • HSIO Maximum Output Buffer Speed**

Standard	STD	-1	Unit
SSTL18I	800	1066	Mbps
SSTL18II	800	1066	Mbps
SSTL18I (differential)	800	1066	Mbps
SSTL18II (differential)	800	1066	Mbps
SSTL15I	1066	1333	Mbps
SSTL15II	1066	1333	Mbps
SSTL15I (differential)	1066	1333	Mbps
SSTL15II (differential)	1066	1333	Mbps
SSTL135I	1066	1333	Mbps
SSTL135II	1066	1333	Mbps
SSTL135I (differential)	1066	1333	Mbps
SSTL135II (differential)	1066	1333	Mbps
HSTL15I	900	1100	Mbps
HSTL15II	900	1100	Mbps
HSTL15I (differential)	900	1100	Mbps
HSTL15II (differential)	900	1100	Mbps
HSTL135I	1066	1066	Mbps
HSTL135II	1066	1066	Mbps
HSTL135I (differential)	1066	1066	Mbps
HSTL135II (differential)	1066	1066	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
HSUL12	1066	1333	Mbps
HSUL12I (differential)	1066	1333	Mbps
HSTL12	1066	1266	Mbps
HSTL12I (differential)	1066	1266	Mbps
POD12I	1333	1600	Mbps
POD12II	1333	1600	Mbps
LVCMOS18 (12 mA)	500	500	Mbps
LVCMOS15 (10 mA)	500	500	Mbps

Standard	STD	-1	Unit
LVC MOS12 (8 mA)	250	300	Mbps

**Table 27 • GPIO Maximum Output Buffer Speed**

Standard	STD	-1	Unit
LVDS25/LCMDS25	1250	1250	Mbps
LVDS33/LCMDS33	1250	1600	Mbps
RS DS25	800	800	Mbps
MINILVDS25	800	800	Mbps
SUBLVDS25	800	800	Mbps
PP DS25	800	800	Mbps
SLVSE15	500	500	Mbps
BUSLVDSE25	500	500	Mbps
MLVDSE25	500	500	Mbps
LVPECL E33	500	500	Mbps
SSTL25I	800	800	Mbps
SSTL25II	800	800	Mbps
SSTL25I (differential)	800	800	Mbps
SSTL25II (differential)	800	800	Mbps
SSTL18I	800	800	Mbps
SSTL18II	800	800	Mbps
SSTL18I (differential)	800	800	Mbps
SSTL18II (differential)	800	800	Mbps
SSTL15I	800	1066	Mbps
SSTL15II	800	1066	Mbps
SSTL15I (differential)	800	1066	Mbps
SSTL15II (differential)	800	1066	Mbps
HSTL15I	900	900	Mbps
HSTL15II	900	900	Mbps
HSTL15I (differential)	900	900	Mbps
HSTL15II (differential)	900	900	Mbps
HSUL18I	400	400	Mbps
HSUL18II	400	400	Mbps
HSUL18I (differential)	400	400	Mbps
HSUL18II (differential)	400	400	Mbps
PCI	500	500	Mbps
LV TTL33 (20 mA)	500	500	Mbps
LVC MOS33 (20 mA)	500	500	Mbps
LVC MOS25 (16 mA)	500	500	Mbps
LVC MOS18 (12 mA)	500	500	Mbps
LVC MOS15 (10 mA)	500	500	Mbps
LVC MOS12 (8 mA)	250	300	Mbps
MIPIE25	500	500	Mbps

## 7.1.6 User I/O Switching Characteristics

The following section describes characteristics for user I/O switching.

For more information about user I/O timing, see the *PolarFire I/O Timing Spreadsheet* (to be released).

### 7.1.6.1 I/O Digital

The following tables provide information about I/O digital.

**Table 30 • I/O Digital Receive Single-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_SDR_G_A	Rx SDR							MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_SDR_L_A	Rx SDR							MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_SDR_G_C	Rx SDR							MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_SDR_L_C	Rx SDR							MHz	From a lane clock source, centered

**Table 31 • I/O Digital Receive Double-Data Rate Switching Characteristics**

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to-Data Condition
F <sub>MAX</sub>	RX_DDR_G_A	Rx DDR			335			335	MHz	From a global clock source, aligned
F <sub>MAX</sub>	RX_DDR_L_A	Rx DDR			250			250	MHz	From a lane clock source, aligned
F <sub>MAX</sub>	RX_DDR_G_C	Rx DDR			335			335	MHz	From a global clock source, centered
F <sub>MAX</sub>	RX_DDR_L_C	Rx DDR			250			250	MHz	From a lane clock source, centered
F <sub>MAX</sub> 2:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Clock-to- Data Condition
$F_{MAX}$ 4:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 8:1	RX_DDRX_B_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 2:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 4:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 8:1	RX_DDRX_B_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 2:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 4:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 8:1	RX_DDRX_BL_A	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, aligned
$F_{MAX}$ 2:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered
$F_{MAX}$ 4:1	RX_DDRX_BL_C	Rx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered

Parameter	Interface Name	Topology	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit	Forwarded Clock-to-Data Skew
Output $F_{MAX}$ 2:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output $F_{MAX}$ 4:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
Output $F_{MAX}$ 8:1	TX_DDRX_B_C	Tx DDR digital mode							MHz	From a HS_IO_CLK clock source, centered with PLL
In delay, out delay, DLL delay step sizes			12.7	30	35	12.7	25	29.5	ps	

**Table 34 • I/O CDR Switching Characteristics**

Parameter	Min	Max	Unit
Data rate	266	1250	Mbps
Receiver Sinusoidal jitter tolerance <sup>1</sup>	0.2		UI

1. Jitter values based on bit error ratio (BER) of 10–12, 80 MHz sinusoidal jitter injected to Rx data.

**Note:** See the LVDS output buffer specifications for transmit characteristics.

## 7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

### 7.2.1 Clocking

The following table provides clocking specifications.

**Table 35 • Global and Regional Clock Characteristics (−40 °C to 100 °C)**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V STD	V <sub>DD</sub> = 1.0 V –1	V <sub>DD</sub> = 1.05 V STD	V <sub>DD</sub> = 1.05 V –1	Unit	Condition
Global clock $F_{MAX}$	$F_{MAXG}$	500	500	500	500	MHz	
Regional clock $F_{MAX}$	$F_{MAXR}$	375	375	375	375	MHz	Transceiver interfaces only
	$F_{MAXR}$	250	250	250	250	MHz	All other interfaces
Global clock duty cycle distortion	$T_{DCDG}$	190	190	190	190	ps	At 500 MHz

Parameter	Symbol	Min	Typ	Max	Unit
Maximum input period clock jitter (reference and feedback clocks) <sup>2</sup>	$F_{MAXINJ}$		120	1000	ps
PLL VCO frequency	$F_{VCO}$	800		5000	MHz
Loop bandwidth (Int) <sup>3</sup>	$F_{BW}$	$F_{PHDET}/55$	$F_{PHDET}/44$	$F_{PHDET}/30$	MHz
Loop bandwidth (FRAC) <sup>3</sup>	$F_{BW}$	$F_{PHDET}/91$	$F_{PHDET}/77$	$F_{PHDET}/56$	MHz
Static phase offset of the PLL outputs <sup>4</sup>	$T_{SPO}$			Max ( $\pm 60$ ps, $\pm 0.5$ degrees)	ps
		$T_{OUTJITTER}$			ps
PLL output duty cycle precision	$T_{OUTDUTY}$	48		54	%
PLL lock time <sup>5</sup>	$T_{LOCK}$			Max (6.0 $\mu$ s, 625 PFD cycles)	$\mu$ s
PLL unlock time <sup>6</sup>	$T_{UNLOCK}$	2		8	PFD cycles
PLL output frequency	$F_{OUT}$	0.050		1250	MHz
Minimum reset pulse width	$T_{MRPW}$				$\mu$ s
Maximum delay in the feedback path <sup>7</sup>	$F_{MAXDFB}$			1.5	PFD cycles
Spread spectrum modulation spread <sup>8</sup>	Mod_Spread	0.1		3.1	%
Spread spectrum modulation frequency <sup>9</sup>	Mod_Freq	$F_{PHDETF}/(128 \times 63)$	32	$F_{PHDETF}/(128)$	KHz

1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW\_PROP\_CTRL = "01" for Integer and Fraction modes leads to the typical estimated bandwidth. This bandwidth can be lowered by setting BW\_PROP\_CTRL = "00" and can be increased if BW\_PROP\_CTRL = "10" and will be at the highest value if BW\_PROP\_CTRL = "11".
4. Maximum ( $\pm 3$ -Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/ $F_{REF}$ . For example,  $F_{REF} = 25$  MHz, REFDIV = 1, lock time = 10.0 (assumes LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycle slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).

**Note:** In order to meet all data sheet specifications, the PLL must be programmed such that the PLL Loop Bandwidth <  $(0.0017 * VCO Frequency) - 0.4863$  MHz. The Libero PLL configuration tool will enforce this rule when creating PLL configurations.

## 7.2.3 DLL

The following table provides information about DLL.

**Table 38 • DLL Electrical Characteristics**

Parameter <sup>1</sup>	Symbol	Min	Typ	Max	Unit
Input reference clock frequency	$F_{INF}$	133		800	MHz
Input feedback clock frequency	$F_{INFDBF}$	133		800	MHz
Primary output clock frequency	$F_{OUTPF}$	133		800	MHz

Parameter	Symbol	Min	Typ	Max	Unit
Operating current ( $V_{DD1S}$ )	$RC_{SCVPP}$			0.1	$\mu A$
Operating current ( $V_{DD}$ )	$RC_{SCVDD}$			60.7	$\mu A$

**Table 44 • μSRAM Performance**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit	Condition
Operating frequency	F <sub>MAX</sub>	400	415	450	480	MHz	Write-port
Read access time	T <sub>AC</sub>		2		2	ns	Read-port

**Table 45 • μPROM Performance**

Parameter	Symbol	V <sub>DD</sub> = 1.0 V – STD	V <sub>DD</sub> = 1.0 V – 1	V <sub>DD</sub> = 1.05 V – STD	V <sub>DD</sub> = 1.05 V – 1	Unit
Read access time	T <sub>AC</sub>	10	10	10	10	ns

## 7.4

### Transceiver Switching Characteristics

This section describes transceiver switching characteristics.

#### 7.4.1

##### Transceiver Performance

The following table describes transceiver performance.

**Table 46 • PolarFire Transceiver and TXPLL Performance**

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Tx data rate <sup>1,2</sup>	F <sub>TXRate</sub>	0.25		10.3125	0.25		12.7	Gbps
Tx OOB (serializer bypass) data rate	F <sub>TXRateOOB</sub>	DC		1.5	DC		1.5	Gbps
Rx data rate when AC coupled <sup>2</sup>	F <sub>RxRateAC</sub>	0.25		10.3125	0.25		12.7	Gbps
Rx data rate when DC coupled	F <sub>RxRateDC</sub>	0.25		3.2	0.25		3.2	Gbps
Rx OOB (deserializer bypass) data rate	F <sub>TXRateOOB</sub>	DC		1.25	DC		1.25	Gbps
TXPLL output frequency <sup>3</sup>	F <sub>TXPLL</sub>	1.6		6.35	1.6		6.35	GHz
Rx CDR mode	F <sub>RXCDR</sub>	0.25		10.3125	0.25		10.3125	Gbps
Rx DFE mode <sup>2</sup>	F <sub>RXDDE</sub>	3.0		10.3125	3.0		12.7	Gbps
Rx Eye Monitor mode <sup>2</sup>	F <sub>RXEyeMon</sub>	3.0		10.3125	3.0		12.7	Gbps

1. The reference clock is required to be a minimum of 75 MHz for data rates of 10 Gbps and above.
2. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).
3. The Tx PLL rate is between 0.5x to 5.5x the Tx data rate. The Tx data rate depends on per XCVR lane Tx post-divider settings.

#### 7.4.2

##### Transceiver Reference Clock Performance

The following table describes performance of the transceiver reference clock.

**Table 47 • PolarFire Transceiver Reference Clock AC Requirements**

Parameter	Symbol	STD Min	STD Typ	STD Max	-1 Min	-1 Typ	-1 Max	Unit
Reference clock input rate <sup>1,2</sup>	F <sub>TXREFCLK</sub>	20		800	20		800	MHz

**Table 52 • PolarFire Transceiver Transmitter Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Condition
Differential termination	V <sub>OTERM</sub>	85			Ω	
	V <sub>OTERM</sub>	100			Ω	
	V <sub>OTERM</sub>	150			Ω	
Common mode voltage <sup>1</sup>	V <sub>OCL</sub>	0.44 × V <sub>DDA</sub>	0.525 × V <sub>DDA</sub>	0.59 × V <sub>DDA</sub>	V	DC coupled 50% setting
	V <sub>OCL</sub>	0.52 × V <sub>DDA</sub>	0.6 × V <sub>DDA</sub>	0.66 × V <sub>DDA</sub>	V	DC coupled 60% setting
	V <sub>OCL</sub>	0.61 × V <sub>DDA</sub>	0.7 × V <sub>DDA</sub>	0.75 × V <sub>DDA</sub>	V	DC coupled 70% setting
	V <sub>OCL</sub>	0.63 × V <sub>DDA</sub>	0.8 × V <sub>DDA</sub>	0.83 × V <sub>DDA</sub>	V	DC coupled 80% setting
Rise time <sup>2</sup>	T <sub>TRXF</sub>	41		70	ps	20% to 80%
Fall time <sup>2</sup>		41		70	ps	80% to 20%
Differential peak-to-peak amplitude	V <sub>ODPP</sub>	1040			mV	1000 mV setting
	V <sub>ODPP</sub>	840			mV	800 mV setting
	V <sub>ODPP</sub>	630			mV	600 mV setting
	V <sub>ODPP</sub>	620			mV	500 mV setting
	V <sub>ODPP</sub>	530			mV	400 mV setting
	V <sub>ODPP</sub>	360			mV	300 mV setting
	V <sub>ODPP</sub>	240			mV	200 mV setting
	V <sub>ODPP</sub>	160			mV	100 mV setting
Transmit lane P to N skew <sup>3</sup>	T <sub>OSKew</sub>	8	15		ps	
Lane to lane transmit skew <sup>4</sup>	T <sub>TLLSKew</sub>		75	ps	Single PLL	
				ps	Multiple PLL	
Electrical idle transition entry time <sup>7</sup>	T <sub>TTxEITrE</sub> ntry				ns	
Electrical idle transition exit time <sup>7</sup>	T <sub>TTxEITrE</sub> xit				ns	
Electrical idle amplitude	V <sub>TTxEIpp</sub>				mV	
TXPLL lock time	T <sub>TXLock</sub>	1600			PFD cycles	
Digital PLL lock time <sup>8</sup>	T <sub>DPLLlock</sub>				REFCLK UIs	
Total jitter <sup>5,6</sup>	T <sub>J</sub>			UI	Data rate ≥ 8.5 Gbps to 12.7 Gbps <sup>9</sup>	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>			UI	(Tx V <sub>CO</sub> rate 4.25 GHz to 6.35 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.28		UI	Data rate ≥ 3.2 Gbps to 8.5 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.07		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.28		UI	Data rate ≥ 1.6 Gbps to 3.2 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.07		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.13		UI	Data rate ≥ 800 Mbps to 1.6 Gbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.02		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	
Total jitter <sup>5,6</sup>	T <sub>J</sub>	0.06		UI	Data rate = 250 Mbps to 800 Mbps	
Deterministic jitter <sup>5,6</sup>	T <sub>DJ</sub>	0.01		UI	(Tx V <sub>CO</sub> rate 2.5 GHz to 5.0 GHz)	

1. Increased DC common mode settings above 50% reduce allowed V<sub>OD</sub> output swing capabilities.
2. Adjustable through transmit emphasis.
3. With estimated package differences.
4. Single PLL applies to all four lanes in the same quad location with the same TxPLL.

**Table 55 • PCI Express Gen2**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	5.0 Gbps	0.35		UI
Receiver jitter tolerance	5.0 Gbps	0.4		UI

**Note:** With add-in card as specified in PCI Express CEM Rev 2.0.

### 7.5.2 Interlaken

The following table describes Interlaken.

**Table 56 • Interlaken**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	6.375 Gbps	0.3		UI
	10.3125 Gbps	0.3		UI
	12.7 Gbps <sup>1</sup>			UI
Receiver jitter tolerance	6.375 Gbps	0.6		UI
	10.3125 Gbps	0.65		UI
	12.7 Gbps <sup>1</sup>			UI

- For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

### 7.5.3 10GbE (10GBASE-R, and 10GBASE-KR)

The following table describes 10GbE (10GBASE-R).

**Table 57 • 10GbE (10GBASE-R)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps	0.28		UI
Receiver jitter tolerance	10.3125 Gbps	0.7		UI

The following table describes 10GbE (10GBASE-KR).

**Table 58 • 10GbE (10GBASE-KR)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter	10.3125 Gbps			UI
Receiver jitter tolerance	10.3125 Gbps			UI

The following table describes 10GbE (XAUI).

**Table 59 • 10GbE (XAUI)**

Parameter	Data Rate	Min	Max	Unit
Total transmit jitter (near end)	3.125 Gbps	0.35		UI
Total transmit jitter (far end)		0.55		UI
Receiver jitter tolerance	3.125 Gbps	0.65		UI

The following table describes 10GbE (RXAUI).

Parameter	Devices	Typ	Max	Unit
UFS UPERM digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	33.2	34.9	μs
	MPF300T, TL, TS, TLS	33.2	34.9	μs
	MPF500T, TL, TS, TLS			μs
Factory digest run time	MPF100T, TL, TS, TLS			μs
	MPF200T, TL, TS, TLS	493.6	510.1	μs
	MPF300T, TL, TS, TLS	493.6	510.1	μs
	MPF500T, TL, TS, TLS			μs

1. The entire sNVM is used as ROM.
2. Valid for user key 0 through 6.

**Note:** These times do not include the power-up to functional timing overhead when using digest checks on power-up.

## 7.6.6 Zeroization Time

The following tables describe zeroization time. A zeroization operation is counted as one programming cycle.

**Table 77 • Zeroization Times for MPF100T, TL, TS, and TLS Devices**

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (recoverable) <sup>1, 3</sup>			ms	One iteration of scrubbing
Time to destroy data in non-volatile memory (non-recoverable) <sup>1, 4</sup>			ms	One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>			s	Full scrubbing
Time to scrub the pNVM data (like new) <sup>1, 2</sup>			s	Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1, 3</sup>			s	Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1, 4</sup>			s	Full scrubbing
Time to verify <sup>5</sup>			s	

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

**Table 78 • Zeroization Times for MPF200T, TL, TS, and TLS Devices**

Parameter	Typ	Max	Unit	Conditions
Time to enter zeroization			ms	Zip flag set
Time to destroy the fabric data <sup>1</sup>			ms	Data erased
Time to destroy data in non-volatile memory (like new) <sup>1, 2</sup>			ms	One iteration of scrubbing

Parameter	Type	Max	Unit	Conditions
Time to destroy data in non-volatile memory (non-recoverable) <sup>1,4</sup>		ms		One iteration of scrubbing
Time to scrub the fabric data <sup>1</sup>		s		Full scrubbing
Time to scrub the pNVM data (like new) <sup>1,2</sup>		s		Full scrubbing
Time to scrub the pNVM data (recoverable) <sup>1,3</sup>		s		Full scrubbing
Time to scrub the fabric data pNVM data (non-recoverable) <sup>1</sup>		s		Full scrubbing
Time to verify <sup>5</sup>		s		

1. Total completion time after entering zeroization.
2. Like new mode—zeroizes user design security setting and sNVM content.
3. Recoverable mode—zeroizes user design security setting, sNVM and factory keys.
4. Non-recoverable mode—zeroizes user design security setting, sNVM and factory keys, and factory data required for programming.
5. Time to verify after scrubbing completes.

## 7.6.7 Verify Time

The following tables describe verify time.

**Table 81 • Standalone Fabric Verify Times**

Parameter	Devices	Max	Unit
Standalone verification over JTAG	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	53 <sup>1</sup>	s
	MPF300T, TL, TS, TLS	90 <sup>1</sup>	s
	MPF500T, TL, TS, TLS		s
Standalone verification over SPI	MPF100T, TL, TS, TLS		s
	MPF200T, TL, TS, TLS	37 <sup>2</sup>	s
	MPF300T, TL, TS, TLS	55 <sup>2</sup>	s
	MPF500T, TL, TS, TLS		s

1. Programmer: FlashPro5, TCK 10 MHz; PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.
2. SmartFusion2 with MSS running at 100 MHz, MSS\_SPI\_0 port running at 6.67 MHz. DirectC version 4.1.

**Notes:**

- Standalone verify is limited to 2,000 total device hours over the industrial –40 °C to 100 °C temperature.
- Use the digest system service, for verify device time more than 2,000 hours.
- Standalone verify checks the programming margin on both the P and N gates of the push-pull cell.
- Digest checks only the P side of the push-pull gate. However, the push-pull gates work in tandem. Digest check is recommended if users believe they will exceed the 2,000-hour verify time specification.

**Table 82 • Verify Time by Programming Hardware**

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF100T, TL, TS, TLS						
MPF200T, TL, TS, TLS	9	67	53			s
MPF300T, TL, TS, TLS	14	95	90			s

Devices	IAP	FlashPro4	FlashPro5	BP	Silicon Sculptor	Units
MPF500T, TL, TS, TLS						

**Notes:**

- FlashPro4 4 MHz TCK.
- FlashPro5 10 MHz TCK.
- PC configuration: Intel i7 at 3.6 GHz, 32 GB RAM, Windows 10.

**Table 83 • Verify System Services**

Parameter	Symbol	ServiceID	Devices	Typ	Max	Unit
In application verify by index	T <sub>IAP_Ver_Index</sub>	44H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	8.2	9	s
			MPF300T, TL, TS, TLS	12.4	13	s
			MPF500T, TL, TS, TLS			s
In application verify by SPI address	T <sub>IAP_Ver_Addr</sub>	45H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	8.2	9	s
			MPF300T, TL, TS, TLS	12.4	13	s
			MPF500T, TL, TS, TLS			s

**7.6.8 Authentication Time**

The following tables describe authentication system service time.

**Table 84 • Authentication Services**

Parameter	Symbol	ServiceID	Devices	Typ	Max	Unit
Bitstream Authentication	T <sub>BIT_AUTH</sub>	22H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	3.3	3.7	s
			MPF300T, TL, TS, TLS	4.9	5.4	s
			MPF500T, TL, TS, TLS			s
IAP Image Authentication	T <sub>IAP_AUTH</sub>	23H	MPF100T, TL, TS, TLS			s
			MPF200T, TL, TS, TLS	3.3	3.7	s
			MPF300T, TL, TS, TLS	4.9	5.4	s
			MPF500T, TL, TS, TLS			s

**7.6.9 Secure NVM Performance**

The following table describes secure NVM performance.

**Table 85 • sNVM Read/Write Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Plain text programming		7.0	7.2	7.9	ms	
Authenticated text programming		7.2	7.4	9.4	ms	
Authenticated and encrypted text programming		7.2	7.4	9.4	ms	
Authentication R/W 1st access from power-up overhead	T <sub>PUF_OVHD</sub>		100	111	ms	From T <sub>FAB_READY</sub>
Plain text read		7.67	7.79	8.2	μs	