




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                         |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                  |
| Number of LABs/CLBs            | -                                                                                                                                                                       |
| Number of Logic Elements/Cells | 481000                                                                                                                                                                  |
| Total RAM Bits                 | 33792000                                                                                                                                                                |
| Number of I/O                  | 584                                                                                                                                                                     |
| Number of Gates                | -                                                                                                                                                                       |
| Voltage - Supply               | 0.97V ~ 1.08V                                                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                                                           |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                      |
| Package / Case                 | 1152-BBGA, FCBGA                                                                                                                                                        |
| Supplier Device Package        | 1152-FCBGA (35x35)                                                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/mpf500tls-fcg1152i">https://www.e-xfl.com/product-detail/microchip-technology/mpf500tls-fcg1152i</a> |

## Contents

---

|          |                                                                                    |           |
|----------|------------------------------------------------------------------------------------|-----------|
| <b>1</b> | <b>Revision History .....</b>                                                      | <b>1</b>  |
| 1.1      | Revision 1.3 .....                                                                 | 1         |
| 1.2      | Revision 1.2 .....                                                                 | 1         |
| 1.3      | Revision 1.1 .....                                                                 | 1         |
| 1.4      | Revision 1.0 .....                                                                 | 1         |
| <b>2</b> | <b>Overview .....</b>                                                              | <b>2</b>  |
| <b>3</b> | <b>References .....</b>                                                            | <b>3</b>  |
| <b>4</b> | <b>Device Offering .....</b>                                                       | <b>4</b>  |
| <b>5</b> | <b>Silicon Status .....</b>                                                        | <b>5</b>  |
| <b>6</b> | <b>DC Characteristics .....</b>                                                    | <b>6</b>  |
| 6.1      | Absolute Maximum Rating .....                                                      | 6         |
| 6.2      | Recommended Operating Conditions .....                                             | 6         |
| 6.2.1    | DC Characteristics over Recommended Operating Conditions .....                     | 8         |
| 6.2.2    | Maximum Allowed Overshoot and Undershoot .....                                     | 8         |
| 6.3      | Input and Output .....                                                             | 12        |
| 6.3.1    | DC Input and Output Levels .....                                                   | 12        |
| 6.3.2    | Differential DC Input and Output Levels .....                                      | 15        |
| 6.3.3    | Complementary Differential DC Input and Output Levels .....                        | 18        |
| 6.3.4    | HSIO On-Die Termination .....                                                      | 19        |
| 6.3.5    | GPIO On-Die Termination .....                                                      | 20        |
| <b>7</b> | <b>AC Switching Characteristics .....</b>                                          | <b>22</b> |
| 7.1      | I/O Standards Specifications .....                                                 | 22        |
| 7.1.1    | Input Delay Measurement Methodology Maximum PHY Rate for Memory Interface IP ..... | 22        |
| 7.1.2    | Output Delay Measurement Methodology .....                                         | 25        |
| 7.1.3    | Input Buffer Speed .....                                                           | 27        |
| 7.1.4    | Output Buffer Speed .....                                                          | 29        |
| 7.1.5    | Maximum PHY Rate for Memory Interface IP .....                                     | 31        |
| 7.1.6    | User I/O Switching Characteristics .....                                           | 32        |
| 7.2      | Clocking Specifications .....                                                      | 35        |
| 7.2.1    | Clocking .....                                                                     | 35        |
| 7.2.2    | PLL .....                                                                          | 36        |
| 7.2.3    | DLL .....                                                                          | 37        |
| 7.2.4    | RC Oscillators .....                                                               | 38        |
| 7.3      | Fabric Specifications .....                                                        | 40        |
| 7.3.1    | Math Blocks .....                                                                  | 40        |

## 4 Device Offering

The following table lists the PolarFire FPGA device options using the MPF300T as an example. The MPF100T, MPF200T, and MPF500T device densities have identical offerings.

**Table 1 • PolarFire FPGA Device Options**

| Device Options | Extended Commercial<br>0 °C–100 °C | Industrial<br>–40 °C–100 °C | STD | –1  | Transceivers<br>T | Lower<br>Static Power<br>L | Data<br>Security<br>S |
|----------------|------------------------------------|-----------------------------|-----|-----|-------------------|----------------------------|-----------------------|
| MPF300T        | Yes                                | Yes                         | Yes | Yes | Yes               |                            |                       |
| MPF300TL       | Yes                                | Yes                         | Yes |     | Yes               | Yes                        |                       |
| MPF300TS       |                                    | Yes                         | Yes | Yes | Yes               |                            | Yes                   |
| MPF300TLS      |                                    | Yes                         | Yes |     | Yes               | Yes                        | Yes                   |

## 5 Silicon Status

---

There are three silicon status levels:

- **Advanced**—initial estimated information based on simulations
- **Preliminary**—information based on simulation and/or initial characterization
- **Production**—final production silicon data

The following table shows the status of the PolarFire FPGA device.

**Table 2 • PolarFire FPGA Silicon Status**

| Device               | Silicon Status |
|----------------------|----------------|
| MPF100T, TL, TS, TLS | Preliminary    |
| MPF200T, TL, TS, TLS | Preliminary    |
| MPF300T, TL, TS, TLS | Preliminary    |
| MPF500T, TL, TS, TLS | Preliminary    |

### 6.2.2.1 Power-Supply Ramp Times

The following table shows the allowable power-up ramp times. Times shown correspond to the ramp of the supply from 0 V to the minimum recommended voltage as specified in the section [Recommended Operating Conditions](#) (see page 6). All supplies must rise and fall monotonically.

**Table 10 • Power-Supply Ramp Times**

| Parameter                                                | Symbol                     | Min | Max | Unit |
|----------------------------------------------------------|----------------------------|-----|-----|------|
| FPGA core supply                                         | V <sub>DD</sub>            | 0.2 | 50  | ms   |
| Transceiver core supply                                  | V <sub>DDA</sub>           | 0.2 | 50  | ms   |
| Must connect to 1.8 V supply                             | V <sub>DD18</sub>          | 0.2 | 50  | ms   |
| Must connect to 2.5 V supply                             | V <sub>DD25</sub>          | 0.2 | 50  | ms   |
| Must connect to 2.5 V supply                             | V <sub>DDA25</sub>         | 0.2 | 50  | ms   |
| HSIO bank I/O power supplies                             | V <sub>DDI</sub> [0,1,6,7] | 0.2 | 50  | ms   |
| GPIO bank I/O power supplies                             | V <sub>DDI</sub> [2,4,5]   | 0.2 | 50  | ms   |
| Bank 3 dedicated I/O buffers (GPIO)                      | V <sub>DDI3</sub>          | 0.2 | 50  | ms   |
| GPIO bank auxiliary power supplies                       | V <sub>DDAUX</sub> [2,4,5] | 0.2 | 50  | ms   |
| Transceiver reference clock supply                       | V <sub>DD_XCVR_CLK</sub>   | 0.2 | 50  | ms   |
| Global V <sub>REF</sub> for transceiver reference clocks | XCVR <sub>VREF</sub>       | 0.2 | 50  | ms   |

**Note:** For proper operation of programming recovery mode, if a VDD supply brownout occurs during programming, a minimum supply ramp down time for only the VDD supply is recommended to be 10 ms or longer by using a programmable regulator or on-board capacitors.

### 6.2.2.2 Hot Socketing

The following table lists the hot-socketing DC characteristics over recommended operating conditions.

**Table 11 • Hot Socketing DC Characteristics over Recommended Operating Conditions**

| Parameter                                                                            | Symbol                 | Min | Typ | Max | Unit | Condition                               |
|--------------------------------------------------------------------------------------|------------------------|-----|-----|-----|------|-----------------------------------------|
| Current per transceiver Rx input pin (P or N single-ended) <sup>1, 2</sup>           | XCVR <sub>RX_HS</sub>  |     |     | ±4  | mA   | V <sub>DDA</sub> = 0 V                  |
| Current per transceiver Tx output pin (P or N single-ended) <sup>3</sup>             | XCVR <sub>TX_HS</sub>  |     |     | ±10 | mA   | V <sub>DDA</sub> = 0 V                  |
| Current per transceiver reference clock input pin (P or N single-ended) <sup>4</sup> | XCVR <sub>REF_HS</sub> |     |     | ±1  | mA   | V <sub>DD_XCVR_CLK</sub> = 0 V          |
| Current per GPIO pin (P or N single-ended) <sup>5</sup>                              | I <sub>GPIO_HS</sub>   |     |     | ±1  | mA   | V <sub>DDI<sub>X</sub></sub> = 0 V      |
| Current per HSIO pin (P or N single-ended)                                           |                        |     |     |     |      | Hot socketing is not supported in HSIO. |

- Assumes that the device is powered-down, all supplies are grounded, AC-coupled interface, and input pin pairs are driven by a CML driver at the maximum amplitude (1 V pk–pk) that is toggling at any rate with PRBS7 data.
- Each P and N transceiver input has less than the specified maximum input current.
- Each P and N transceiver output is connected to a 40 Ω resistor (50 Ω CML termination – 20% tolerance) to the maximum allowed output voltage (V<sub>DDAmax</sub> + 0.3 V = 1.4 V) through an AC-coupling capacitor with all PolarFire device supplies grounded. This shows the current for a worst-case DC coupled interface. As an AC-coupled interface, the output signal will settle at ground and no hot socket current will be seen.
- V<sub>DD\_XCVR\_CLK</sub> is powered down and the device is driven to –0.3 V < V<sub>IN</sub> < V<sub>DD\_XCVR\_CLK</sub>.
- V<sub>DDI<sub>X</sub></sub> is powered down and the device is driven to –0.3 V < V<sub>IN</sub> < GPIO V<sub>DDI<sub>max</sub></sub>.

| I/O Standard           | V <sub>DDI</sub> Min (V) | V <sub>DDI</sub> Typ (V) | V <sub>DDI</sub> Max (V) | V <sub>OL</sub> Min (V) | V <sub>OL</sub> Max (V)      | V <sub>OH</sub> Min (V)      | V <sub>OH</sub> Max (V) | I <sub>OL</sub> <sup>2,6</sup> mA | I <sub>OH</sub> <sup>2,6</sup> mA            |
|------------------------|--------------------------|--------------------------|--------------------------|-------------------------|------------------------------|------------------------------|-------------------------|-----------------------------------|----------------------------------------------|
| HSTL135I <sup>4</sup>  | 1.283                    | 1.35                     | 1.418                    |                         | 0.2<br>x<br>V <sub>DDI</sub> | 0.8<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /50               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/50 |
| HSTL135II <sup>4</sup> | 1.283                    | 1.35                     | 1.418                    |                         | 0.2<br>x<br>V <sub>DDI</sub> | 0.8<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /25               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/25 |
| HSTL12I <sup>4</sup>   | 1.14                     | 1.2                      | 1.26                     |                         | 0.1<br>x<br>V <sub>DDI</sub> | 0.9<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /50               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/50 |
| HSTL12II <sup>4</sup>  | 1.14                     | 1.2                      | 1.26                     |                         | 0.1<br>x<br>V <sub>DDI</sub> | 0.9<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /25               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/25 |
| HSUL18I <sup>4</sup>   | 1.71                     | 1.8                      | 1.89                     |                         | 0.1<br>x<br>V <sub>DDI</sub> | 0.9<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /55               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/55 |
| HSUL18II <sup>4</sup>  | 1.71                     | 1.8                      | 1.89                     |                         | 0.1<br>x<br>V <sub>DDI</sub> | 0.9<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /25               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/25 |
| HSUL12I <sup>4</sup>   | 1.14                     | 1.2                      | 1.26                     |                         | 0.1<br>x<br>V <sub>DDI</sub> | 0.9<br>x<br>V <sub>DDI</sub> |                         | V <sub>OL</sub> /40               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/40 |
| POD12I <sup>4,5</sup>  | 1.14                     | 1.2                      | 1.26                     |                         | 0.5<br>x<br>V <sub>DDI</sub> |                              |                         | V <sub>OL</sub> /48               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/48 |
| POD12II <sup>4,5</sup> | 1.14                     | 1.2                      | 1.26                     |                         | 0.5<br>x<br>V <sub>DDI</sub> |                              |                         | V <sub>OL</sub> /34               | (V <sub>DDI</sub> – V <sub>OH</sub> )<br>/34 |

1. Drive strengths per PCI specification V/I curves.
2. Refer to [UG0686: PolarFire FPGA User I/O User Guide](#) for details on supported drive strengths.
3. For external stub-series resistance. This resistance is on-die for GPIO.
4. I<sub>OL</sub>/I<sub>OH</sub> units for impedance standards in amps (not mA).
5. V<sub>OH</sub>\_MAX based on external pull-up termination (pseudo-open drain).
6. The total DC sink/source current of all IOs within a lane is limited as follows:
  - a. HSIO lane: 120 mA per 12 IO buffers.
  - b. GPIO lane: 160 mA per 12 IO buffers.

**Note:** 3.3 V and 2.5 V are only supported in GPIO banks.

### 6.3.2 Differential DC Input and Output Levels

The follow tables list the differential DC I/O levels.

**Table 14 • Differential DC Input Levels**

| I/O Standard        | Bank Type | VICM_RANGE Libero Setting | V <sub>ICM</sub> <sup>1,3</sup> Min (V) | V <sub>ICM</sub> <sup>1,3</sup> Typ (V) | V <sub>ICM</sub> <sup>1,3</sup> Max (V) | V <sub>ID</sub> <sup>2</sup> Min (V) | V <sub>ID</sub> Typ (V) | V <sub>ID</sub> Max (V) |
|---------------------|-----------|---------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|--------------------------------------|-------------------------|-------------------------|
| LVDS33              | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.35                    | 0.6                     |
|                     |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| LVDS25              | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 2.35                                    | 0.1                                  | 0.35                    | 0.6                     |
|                     |           | Low                       | 0.05                                    | 0.4                                     | 0.8                                     | 0.1                                  | 0.35                    | 0.6                     |
| LVDS18 <sup>4</sup> | GPIO      | Mid (default)             | 0.6                                     | 1.25                                    | 1.65                                    | 0.1                                  | 0.35                    | 0.6                     |

| I/O Standard           | Bank Type | V <sub>OCM</sub> <sup>1</sup> Min (V) | V <sub>OCM</sub> Typ (V) | V <sub>OCM</sub> Max (V) | V <sub>OD</sub> <sup>2</sup> Min (V) | V <sub>OD</sub> <sup>2</sup> Typ (V) | V <sub>OD</sub> <sup>2</sup> Max (V) |
|------------------------|-----------|---------------------------------------|--------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| MLVDSSE25 <sup>3</sup> | GPIO      |                                       | 1.25                     |                          | 0.396                                | 0.442                                | 0.453                                |
| LVPECLE33 <sup>3</sup> | GPIO      |                                       | 1.65                     |                          | 0.664                                | 0.722                                | 0.755                                |
| MIPIE25 <sup>3</sup>   | GPIO      |                                       | 0.25                     |                          | 0.1                                  | 0.22                                 | 0.3                                  |

1. V<sub>OCM</sub> is the output common mode voltage.
2. V<sub>OD</sub> is the output differential voltage.
3. Emulated output only.

### 6.3.3 Complementary Differential DC Input and Output Levels

The following tables list the complementary differential DC I/O levels.

**Table 16 • Complementary Differential DC Input Levels**

| I/O Standard | V <sub>DDI</sub> Min (V) | V <sub>DDI</sub> Typ (V) | V <sub>DDI</sub> Max (V) | V <sub>ICM</sub> <sup>1,3</sup> Min (V) | V <sub>ICM</sub> <sup>1,3</sup> Typ (V) | V <sub>ICM</sub> <sup>1,3</sup> Max (V) | V <sub>ID</sub> <sup>2</sup> Min (V) | V <sub>ID</sub> Max (V) |
|--------------|--------------------------|--------------------------|--------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|--------------------------------------|-------------------------|
| SSTL25I      | 2.375                    | 2.5                      | 2.625                    | 1.164                                   | 1.250                                   | 1.339                                   | 0.1                                  |                         |
| SSTL25II     | 2.375                    | 2.5                      | 2.625                    | 1.164                                   | 1.250                                   | 1.339                                   | 0.1                                  |                         |
| SSTL18I      | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| SSTL18II     | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| SSTL15I      | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| SSTL15II     | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| SSTL135I     | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| SSTL135II    | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL15I      | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| HSTL15II     | 1.425                    | 1.5                      | 1.575                    | 0.698                                   | 0.750                                   | 0.803                                   | 0.1                                  |                         |
| HSTL135I     | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL135II    | 1.283                    | 1.35                     | 1.418                    | 0.629                                   | 0.675                                   | 0.723                                   | 0.1                                  |                         |
| HSTL12I      | 1.14                     | 1.2                      | 1.26                     | 0.559                                   | 0.600                                   | 0.643                                   | 0.1                                  |                         |
| HSUL18I      | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| HSUL18II     | 1.71                     | 1.8                      | 1.89                     | 0.838                                   | 0.900                                   | 0.964                                   | 0.1                                  |                         |
| HSUL12I      | 1.14                     | 1.2                      | 1.26                     | 0.559                                   | 0.600                                   | 0.643                                   | 0.1                                  |                         |
| POD12I       | 1.14                     | 1.2                      | 1.26                     | 0.787                                   | 0.840                                   | 0.895                                   | 0.1                                  |                         |
| POD12II      | 1.14                     | 1.2                      | 1.26                     | 0.787                                   | 0.840                                   | 0.895                                   | 0.1                                  |                         |

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>ICM</sub> rules are as follows:
  - a. V<sub>ICM</sub> must be less than V<sub>DDI</sub> - 0.4V;
  - b. V<sub>ICM</sub> + V<sub>ID</sub>/2 must be < V<sub>DDI</sub> + 0.4 V;
  - c. V<sub>ICM</sub> - V<sub>ID</sub>/2 must be > V<sub>SS</sub> - 0.3 V.

| Min (%) | Typ | Max (%) | Unit     | Condition                |
|---------|-----|---------|----------|--------------------------|
| -20     | 60  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |

**Note:** Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ . For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.

**Table 19 • Single-Ended Termination to VDDI (Internal Parallel Termination to VDDI)**

| Min (%) | Typ | Max (%) | Unit     | Condition                |
|---------|-----|---------|----------|--------------------------|
| -20     | 34  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 40  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 48  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 60  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 80  | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |
| -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$ |

**Note:** Measured at 80% of  $V_{DDI}$ .

**Table 20 • Single-Ended Termination to VSS (Internal Parallel Termination to VSS)**

| Min (%) | Typ | Max (%) | Unit     | Condition                             |
|---------|-----|---------|----------|---------------------------------------|
| -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 1.8\text{ V}/1.5\text{ V}$ |
| -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 1.8\text{ V}/1.5\text{ V}$ |
| -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$              |
| -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 1.2\text{ V}$              |

**Note:** Measured at 50% of  $V_{DDI}$ .

### 6.3.5 GPIO On-Die Termination

The following table lists the on-die termination calibration accuracy specifications for GPIO bank.

**Table 21 • On-Die Termination Calibration Accuracy Specifications for GPIO Bank**

| Parameter                                         | Description                            | Min (%) | Typ | Max (%) | Unit     | Condition                                |
|---------------------------------------------------|----------------------------------------|---------|-----|---------|----------|------------------------------------------|
| Differential termination <sup>1</sup>             | Internal differential termination      | -20     | 100 | 20      | $\Omega$ | $V_{ICM} < 0.8\text{ V}$                 |
|                                                   |                                        | -20     | 100 | 40      | $\Omega$ | $0.6\text{ V} < V_{ICM} < 1.65\text{ V}$ |
|                                                   |                                        | -20     | 100 | 80      | $\Omega$ | $1.4\text{ V} < V_{ICM}$                 |
| Single-ended thevenin termination <sup>2, 3</sup> | Internal parallel thevenin termination | -40     | 50  | 20      | $\Omega$ | $V_{DDI} = 1.8\text{ V}/1.5\text{ V}$    |
|                                                   |                                        | -40     | 75  | 20      | $\Omega$ | $V_{DDI} = 1.8\text{ V}$                 |
|                                                   |                                        | -40     | 150 | 20      | $\Omega$ | $V_{DDI} = 1.8\text{ V}$                 |
|                                                   |                                        | -20     | 20  | 20      | $\Omega$ | $V_{DDI} = 1.5\text{ V}$                 |
|                                                   |                                        | -20     | 30  | 20      | $\Omega$ | $V_{DDI} = 1.5\text{ V}$                 |
|                                                   |                                        | -20     | 40  | 20      | $\Omega$ | $V_{DDI} = 1.5\text{ V}$                 |
|                                                   |                                        | -20     | 60  | 20      | $\Omega$ | $V_{DDI} = 1.5\text{ V}$                 |
|                                                   |                                        | -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 1.5\text{ V}$                 |

| Parameter                                  | Description                      | Min (%) | Typ | Max (%) | Unit     | Condition                                                       |
|--------------------------------------------|----------------------------------|---------|-----|---------|----------|-----------------------------------------------------------------|
| Single-ended termination to $V_{SS}^{4,5}$ | Internal                         | -20     | 120 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |
|                                            | parallel termination to $V_{SS}$ | -20     | 240 | 20      | $\Omega$ | $V_{DDI} = 2.5\text{ V}/1.8\text{ V}/1.5\text{ V}/1.2\text{ V}$ |

1. Measured across P to N with 400 mV bias.
2. Thevenin impedance is calculated based on independent P and N as measured at 50% of  $V_{DDI}$ .
3. For 50  $\Omega$ /75  $\Omega$ /150  $\Omega$  cases, nearest supported values of 40  $\Omega$ /60  $\Omega$ /120  $\Omega$  are used.
4. Measured at 50% of  $V_{DDI}$ .
5. Supported terminations vary with the IO type regardless of  $V_{DDI}$  nominal voltage. Refer to Libero for available combinations.

| Standard  | Description                                  | $V_L^1$             | $V_H^1$             | $V_{ID}^2$ | $V_{ICM}^2$ | $V_{MEAS}^{3,4}$ | $V_{REF}^{1,5}$ | Unit |
|-----------|----------------------------------------------|---------------------|---------------------|------------|-------------|------------------|-----------------|------|
| HSTL135II | Differential<br>HSTL 1.35 V<br>Class II      | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.675       | 0                |                 | V    |
| HSTL12    | Differential<br>HSTL 1.2 V                   | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| HSUL18I   | Differential<br>HSUL 1.8 V<br>Class I        | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.900       | 0                |                 | V    |
| HSUL18II  | Differential<br>HSUL 1.8 V<br>Class II       | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.900       | 0                |                 | V    |
| HSUL12    | Differential<br>HSUL 1.2 V                   | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| POD12I    | Differential<br>POD 1.2 V<br>Class I         | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| POD12II   | Differential<br>POD 1.2 V<br>Class II        | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.600       | 0                |                 | V    |
| MIPI25    | Mobile<br>Industry<br>Processor<br>Interface | $V_{ICM} -$<br>.125 | $V_{ICM} +$<br>.125 | 0.250      | 0.200       | 0                |                 | V    |

1. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst-case of these measurements.  $V_{REF}$  values listed are typical. Input waveform switches between  $V_L$  and  $V_H$ . All rise and fall times must be 1 V/ns.
2. Differential receiver standards all use 250 mV  $V_{ID}$  for timing.  $V_{CM}$  is different between different standards.
3. Input voltage level from which measurement starts.
4. The value given is the differential input voltage.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models or shown in [Output Delay Measurement—Single-Ended Test Setup](#) (see page 27).
6. Emulated bi-directional interface.

### 7.1.2 Output Delay Measurement Methodology

The following section provides information about the methodology for output delay measurement.

**Table 23 • Output Delay Measurement Methodology**

| Standard  | Description                                   | $R_{REF}$ ( $\Omega$ ) | $C_{REF}$ (pF) | $V_{MEAS}$ (V) | $V_{REF}$ (V) |
|-----------|-----------------------------------------------|------------------------|----------------|----------------|---------------|
| PCI       | PCI 3.3 V                                     | 25                     | 10             | 1.65           |               |
| LVTTTL33  | LVTTTL 3.3 V                                  | 1M                     | 0              | 1.65           |               |
| LVC MOS33 | LVC MOS 3.3 V                                 | 1M                     | 0              | 1.65           |               |
| LVC MOS25 | LVC MOS 2.5 V                                 | 1M                     | 0              | 1.25           |               |
| LVC MOS18 | LVC MOS 1.8 V                                 | 1M                     | 0              | 0.90           |               |
| LVC MOS15 | LVC MOS 1.5 V                                 | 1M                     | 0              | 0.75           |               |
| LVC MOS12 | LVC MOS 1.2 V                                 | 1M                     | 0              | 0.60           |               |
| SSTL25I   | Stub-series terminated logic<br>2.5 V Class I | 50                     | 0              | $V_{REF}$      | 1.25          |
| SSTL25II  | SSTL 2.5 V Class II                           | 50                     | 0              | $V_{REF}$      | 1.25          |

| Parameter            | Interface Name | Topology                  | STD<br>Min | STD<br>Typ | STD<br>Max | -1<br>Min | -1<br>Typ | -1<br>Max | Unit | Clock-to-Data<br>Condition                          |
|----------------------|----------------|---------------------------|------------|------------|------------|-----------|-----------|-----------|------|-----------------------------------------------------|
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_A    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 8:1 | RX_DDRX_B_C    | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 8:1 | RX_DDRX_BL_A   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>aligned  |
| F <sub>MAX</sub> 2:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |
| F <sub>MAX</sub> 4:1 | RX_DDRX_BL_C   | Rx DDR<br>digital<br>mode |            |            |            |           |           |           | MHz  | From a<br>HS_IO_CLK<br>clock<br>source,<br>centered |

| Parameter                                          | Interface Name | Topology            | STD Min | STD Typ | STD Max | -1 Min | -1 Typ | -1 Max | Unit | Forwarded Clock-to-Data Skew                     |
|----------------------------------------------------|----------------|---------------------|---------|---------|---------|--------|--------|--------|------|--------------------------------------------------|
| Output<br>F <sub>MAX</sub> 2:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| Output<br>F <sub>MAX</sub> 4:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| Output<br>F <sub>MAX</sub> 8:1                     | TX_DDRX_B_C    | Tx DDR digital mode |         |         |         |        |        |        | MHz  | From a HS_IO_CLK clock source, centered with PLL |
| In delay,<br>out delay,<br>DLL delay<br>step sizes |                |                     | 12.7    | 30      | 35      | 12.7   | 25     | 29.5   | ps   |                                                  |

Table 34 • I/O CDR Switching Characteristics

| Parameter                                         | Min | Max  | Unit |
|---------------------------------------------------|-----|------|------|
| Data rate                                         | 266 | 1250 | Mbps |
| Receiver Sinusoidal jitter tolerance <sup>1</sup> | 0.2 |      | UI   |

1. Jitter values based on bit error ratio (BER) of 10–12, 80 MHz sinusoidal jitter injected to Rx data.

**Note:** See the LVDS output buffer specifications for transmit characteristics.

## 7.2 Clocking Specifications

This section describes the PLL and DLL clocking and oscillator specifications.

### 7.2.1 Clocking

The following table provides clocking specifications.

Table 35 • Global and Regional Clock Characteristics (–40 °C to 100 °C)

| Parameter                          | Symbol            | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V –1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V –1 | Unit | Condition                   |
|------------------------------------|-------------------|--------------------------------|-------------------------------|---------------------------------|--------------------------------|------|-----------------------------|
| Global clock<br>F <sub>MAX</sub>   | F <sub>MAXG</sub> | 500                            | 500                           | 500                             | 500                            | MHz  |                             |
| Regional clock<br>F <sub>MAX</sub> | F <sub>MAXR</sub> | 375                            | 375                           | 375                             | 375                            | MHz  | Transceiver interfaces only |
|                                    | F <sub>MAXR</sub> | 250                            | 250                           | 250                             | 250                            | MHz  | All other interfaces        |
| Global clock duty cycle distortion | T <sub>DCDG</sub> | 190                            | 190                           | 190                             | 190                            | ps   | At 500 MHz                  |

| Parameter                                  | Symbol            | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V –1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V –1 | Unit | Condition     |
|--------------------------------------------|-------------------|--------------------------------|-------------------------------|---------------------------------|--------------------------------|------|---------------|
| Regional clock<br>duty cycle<br>distortion | T <sub>DCDR</sub> | 120                            | 120                           | 120                             | 120                            | ps   | At<br>250 MHz |

The following table provides clocking specifications from –40 °C to 100 °C.

**Table 36 • High-Speed I/O Clock Characteristics (–40 °C to 100 °C)**

| Parameter                                                        | Symbol             | V <sub>DD</sub> =<br>1.0 V STD | V <sub>DD</sub> =<br>1.0 V –1 | V <sub>DD</sub> =<br>1.05 V STD | V <sub>DD</sub> =<br>1.05 V –1 | Unit | Condition             |
|------------------------------------------------------------------|--------------------|--------------------------------|-------------------------------|---------------------------------|--------------------------------|------|-----------------------|
| High-speed<br>I/O clock<br>F <sub>MAX</sub>                      | F <sub>MAXB</sub>  | 1000                           | 1250                          | 1000                            | 1250                           | MHz  | HSIO and GPIO         |
| High-speed<br>I/O clock<br>skew <sup>1</sup>                     | F <sub>SKEWB</sub> | 30                             | 20                            | 30                              | 20                             | ps   | HSIO without bridging |
|                                                                  | F <sub>SKEWB</sub> | 600                            | 500                           | 600                             | 500                            | ps   | HSIO with bridging    |
|                                                                  | F <sub>SKEWB</sub> | 45                             | 35                            | 45                              | 35                             | ps   | GPIO without bridging |
|                                                                  | F <sub>SKEWB</sub> | 75                             | 60                            | 75                              | 60                             | ps   | GPIO with bridging    |
| High-speed<br>I/O clock<br>duty cycle<br>distortion <sup>2</sup> | T <sub>DCB</sub>   | 90                             | 90                            | 90                              | 90                             | ps   | HSIO without bridging |
|                                                                  | T <sub>DCB</sub>   | 115                            | 115                           | 115                             | 115                            | ps   | HSIO with bridging    |
|                                                                  | T <sub>DCB</sub>   | 90                             | 90                            | 90                              | 90                             | ps   | GPIO without bridging |
|                                                                  | T <sub>DCB</sub>   | 115                            | 115                           | 115                             | 115                            | ps   | GPIO with bridging    |

1. F<sub>SKEWB</sub> is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times for any I/O standard.

## 7.2.2

### PLL

The following table provides information about PLL.

**Table 37 • PLL Electrical Characteristics**

| Parameter                                                            | Symbol               | Min | Typ | Max  | Unit |
|----------------------------------------------------------------------|----------------------|-----|-----|------|------|
| Input clock frequency<br>(integer mode)                              | F <sub>INI</sub>     | 1   |     | 1250 | MHz  |
| Input clock frequency<br>(fractional mode)                           | F <sub>INF</sub>     | 10  |     | 1250 | MHz  |
| Minimum reference or<br>feedback pulse width <sup>1</sup>            | F <sub>INPULSE</sub> | 200 |     |      | ps   |
| Frequency at the Frequency<br>Phase Detector (PFD)<br>(integer mode) | F <sub>PHDET1</sub>  | 1   |     | 312  | MHz  |
| Frequency at the PFD<br>(fractional mode)                            | F <sub>PHDET2</sub>  | 10  | 50  | 125  | MHz  |
| Allowable input duty cycle                                           | F <sub>INDUTY</sub>  | 25  |     | 75   | %    |

| Parameter                                                                                                | Modes <sup>1</sup>                                                           | STD<br>Min | STD<br>Max | -1<br>Min | -1<br>Max | Unit |
|----------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|------------|------------|-----------|-----------|------|
| Transceiver RX_CLK<br>range (non-<br>deterministic PCS mode<br>with global or regional<br>fabric clocks) | 10-bit, max data rate = 1.6 Gbps                                             |            | 160        |           | 160       | MHz  |
|                                                                                                          | 16-bit, max data rate = 4.8 Gbps                                             |            | 300        |           | 300       | MHz  |
|                                                                                                          | 20-bit, max data rate = 6.0 Gbps                                             |            | 300        |           | 300       | MHz  |
|                                                                                                          | 32-bit, max data rate = 10.3125 Gbps                                         |            | 325        |           | 325       | MHz  |
|                                                                                                          | 40-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 260        |           | 320       | MHz  |
|                                                                                                          | 64-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 165        |           | 200       | MHz  |
|                                                                                                          | 80-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 130        |           | 160       | MHz  |
|                                                                                                          | Fabric pipe mode 32-bit, max data rate = 6.0 Gbps                            |            | 150        |           | 150       | MHz  |
| Transceiver TX_CLK<br>range (deterministic<br>PCS mode with regional<br>fabric clocks)                   | 8-bit, max data rate = 1.6 Gbps                                              |            | 200        |           | 200       | MHz  |
|                                                                                                          | 10-bit, max data rate = 1.6 Gbps                                             |            | 160        |           | 160       | MHz  |
|                                                                                                          | 16-bit, max data rate =<br>3.6 Gbps (-STD) / 4.25 Gbps (-1)                  |            | 225        |           | 266       | MHz  |
|                                                                                                          | 20-bit, max data rate =<br>4.5 Gbps (-STD) / 5.32 Gbps (-1)                  |            | 225        |           | 266       | MHz  |
|                                                                                                          | 32-bit, max data rate =<br>7.2 Gbps (-STD) / 8.5 Gbps (-1)                   |            | 225        |           | 266       | MHz  |
|                                                                                                          | 40-bit, max data rate =<br>9.0 Gbps (-STD) / 10.6 Gbps (-1) <sup>1</sup>     |            | 225        |           | 266       | MHz  |
|                                                                                                          | 64-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 165        |           | 200       | MHz  |
|                                                                                                          | 80-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 130        |           | 160       | MHz  |
| Transceiver RX_CLK<br>range (deterministic<br>PCS mode with regional<br>fabric clocks)                   | 8-bit, max data rate = 1.6 Gbps                                              |            | 200        |           | 200       | MHz  |
|                                                                                                          | 10-bit, max data rate = 1.6 Gbps                                             |            | 160        |           | 160       | MHz  |
|                                                                                                          | 16-bit, max data rate =<br>3.6 Gbps (-STD) / 4.25 Gbps (-1)                  |            | 225        |           | 266       | MHz  |
|                                                                                                          | 20-bit, max data rate =<br>4.5 Gbps (-STD) / 5.32 Gbps (-1)                  |            | 225        |           | 266       | MHz  |
|                                                                                                          | 32-bit, max data rate =<br>7.2 Gbps (-STD) / 8.5 Gbps (-1)                   |            | 225        |           | 266       | MHz  |
|                                                                                                          | 40-bit, max data rate =<br>9.0 Gbps (-STD) / 10.6 Gbps (-1) <sup>1</sup>     |            | 225        |           | 266       | MHz  |
|                                                                                                          | 64-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 165        |           | 200       | MHz  |
|                                                                                                          | 80-bit, max data rate =<br>10.3125 Gbps (-STD) / 12.7 Gbps (-1) <sup>1</sup> |            | 130        |           | 160       | MHz  |

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

**Note:** Until specified, all modes are non-deterministic. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

**Table 60 • 10GbE (RXAU)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 6.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 6.25 Gbps |     |     | UI   |

**7.5.4****1GbE (1000BASE-T)**

The following table describes 1GbE (1000BASE-T).

**Table 61 • 1GbE (1000BASE-T)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

The following table describes 1GbE (1000BASE-X).

**Table 62 • 1GbE (1000BASE-X)**

|                           | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     | 1.25 Gbps |     |     | UI   |
| Receiver jitter tolerance | 1.25 Gbps |     |     | UI   |

**7.5.5****SGMII and QSGMII**

The following table describes SGMII.

**Table 63 • SGMII**

| Parameter                 | Data Rate | Min   | Max  | Unit |
|---------------------------|-----------|-------|------|------|
| Total transmit jitter     | 1.25 Gbps |       | 0.24 | UI   |
| Receiver jitter tolerance | 1.25 Gbps | 0.749 |      | UI   |

The following table describes QSGMII.

**Table 64 • QSGMII**

| Parameter                 | Data Rate | Min  | Max | Unit |
|---------------------------|-----------|------|-----|------|
| Total transmit jitter     | 5.0 Gbps  |      | 0.3 | UI   |
| Receiver jitter tolerance | 5.0 Gbps  | 0.65 |     | UI   |

**7.5.6****SDI**

The following table describes SDI.

**Table 65 • SDI**

| Parameter                 | Data Rate | Min | Max | Unit |
|---------------------------|-----------|-----|-----|------|
| Total transmit jitter     |           |     |     | UI   |
| Receiver jitter tolerance |           |     |     | UI   |

### 7.5.7 CPRI

The following table describes CPRI.

**Table 66 • CPRI**

|                          | Data Rate                  | Min | Max | Unit |
|--------------------------|----------------------------|-----|-----|------|
| Total transmit jitter    | 0.6144 Gbps                |     |     | UI   |
|                          | 1.2288 Gbps                |     |     | UI   |
|                          | 2.4576 Gbps                |     |     | UI   |
|                          | 3.0720 Gbps                |     |     | UI   |
|                          | 4.9152 Gbps                |     |     | UI   |
|                          | 6.1440 Gbps                |     |     | UI   |
|                          | 9.8304 Gbps                |     |     | UI   |
|                          | 10.1376 Gbps               |     |     | UI   |
|                          | 12.16512 Gbps <sup>1</sup> |     |     | UI   |
|                          |                            |     |     |      |
| Receive jitter tolerance | 0.6144 Gbps                |     |     | UI   |
|                          | 1.2288 Gbps                |     |     | UI   |
|                          | 2.4576 Gbps                |     |     | UI   |
|                          | 3.0720 Gbps                |     |     | UI   |
|                          | 4.9152 Gbps                |     |     | UI   |
|                          | 6.1440 Gbps                |     |     | UI   |
|                          | 9.8304 Gbps                |     |     | UI   |
|                          | 10.1376 Gbps               |     |     | UI   |
|                          | 12.16512 Gbps <sup>1</sup> |     |     | UI   |
|                          |                            |     |     |      |

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05 V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

### 7.5.8 JESD204B

The following table describes JESD204B.

**Table 67 • JESD204B**

| Parameter                | Data Rate              | Min  | Max  | Unit |
|--------------------------|------------------------|------|------|------|
| Total transmit jitter    | 3.125 Gbps             |      | 0.35 | UI   |
|                          | 6.25 Gbps              |      | 0.3  | UI   |
|                          | 12.5 Gbps <sup>1</sup> |      |      | UI   |
| Receive jitter tolerance | 3.125 Gbps             | 0.56 |      | UI   |
|                          | 6.25 Gbps              | 0.6  |      | UI   |
|                          | 12.5 Gbps <sup>1</sup> |      |      | UI   |

1. For data rates greater than 10.3125 Gbps, VDDA must be set to 1.05V mode. See supply tolerance in the section [Recommended Operating Conditions \(see page 6\)](#).

## 7.6 Non-Volatile Characteristics

The following section describes non-volatile characteristics.

**Table 75 • FPGA Programming Cycles Lifetime Factor**

| Programming T <sub>J</sub> | Programming Cycles | LF  |
|----------------------------|--------------------|-----|
| –40 °C to 100 °C           | 500                | 1   |
| –40 °C to 85 °C            | 1000               | 0.8 |
| –40 °C to 55 °C            | 2000               | 0.6 |

**Notes:**


- The maximum number of device digest cycles is 100K.
- Digests are operational only over the –40 °C to 100 °C temperature range.
- After a program cycle, an additional N digests cycles are allowed with the resultant retention characteristics for the total operating and storage temperature shown.
- Retention is specified for total device storage and operating temperature.
- All temperatures are junction temperatures (T<sub>J</sub>).
- Example 1—500 digests cycles are performed between programming cycles. N = 500. The operating conditions are –40 °C to 85 °C T<sub>J</sub>. 501 programming cycles have occurred. The retention under these operating conditions is  $20 \times LF = 20 \times .8 = 16$  years.
- Example 2—one programming cycle has occurred, N = 1500 digest cycles have occurred. Temperature range is –40 °C to 100 °C. The resultant retention is  $10 \times LF$  or 10 years over the industrial temperature range.

## 7.6.5 Digest Time

The following table describes digest time.

**Table 76 • Digest Times**

| Parameter                             | Devices              | Typ    | Max   | Unit |
|---------------------------------------|----------------------|--------|-------|------|
| Setup time                            | All                  | 2      |       | μs   |
| Fabric digest run time                | MPF100T, TL, TS, TLS |        |       | ms   |
|                                       | MPF200T, TL, TS, TLS | 1005   | 1072  | ms   |
|                                       | MPF300T, TL, TS, TLS | 1503.9 | 1582  | ms   |
|                                       | MPF500T, TL, TS, TLS |        |       | ms   |
| UFS CC digest run time                | MPF100T, TL, TS, TLS |        |       | μs   |
|                                       | MPF200T, TL, TS, TLS | 33.2   | 35    | μs   |
|                                       | MPF300T, TL, TS, TLS | 33.2   | 35    | μs   |
|                                       | MPF500T, TL, TS, TLS |        |       | μs   |
| sNVM digest run time <sup>1</sup>     | MPF100T, TL, TS, TLS |        |       | ms   |
|                                       | MPF200T, TL, TS, TLS | 4.4    | 4.8   | ms   |
|                                       | MPF300T, TL, TS, TLS | 4.4    | 4.8   | ms   |
|                                       | MPF500T, TL, TS, TLS |        |       | ms   |
| UFS UL digest run time                | MPF100T, TL, TS, TLS |        |       | μs   |
|                                       | MPF200T, TL, TS, TLS | 46.6   | 48.8  | μs   |
|                                       | MPF300T, TL, TS, TLS | 46.6   | 48.8  | μs   |
|                                       | MPF500T, TL, TS, TLS |        |       | μs   |
| User key digest run time <sup>2</sup> | MPF100T, TL, TS, TLS |        |       | μs   |
|                                       | MPF200T, TL, TS, TLS | 525.4  | 543.3 | μs   |
|                                       | MPF300T, TL, TS, TLS | 525.4  | 543.3 | μs   |
|                                       | MPF500T, TL, TS, TLS |        |       | μs   |

**Figure 4 • USPI Switching Characteristics**

## 7.8.4

### Tamper Detectors

The following section describes tamper detectors.

**Table 91 • ADC Conversion Rate**

| Parameter                       | Description                                                                                                                                                  | Min      | Typ <sup>1</sup> | Max     |
|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------|---------|
| T <sub>CONV1</sub>              | Time from enable changing from zero to non-zero value to first conversion completes. Minimum value applies when POWEROFF = 0.                                | 420 μs   |                  | 470 μs  |
| T <sub>CONVN</sub>              | Time between subsequent channel conversions.                                                                                                                 |          | 480 μs           |         |
| T <sub>SETUP</sub>              | Data channel and output to valid asserted. Data is held until next conversion completes, that is >480 μs.                                                    | 0 ns     |                  |         |
| T <sub>VALID</sub> <sup>2</sup> | Width of the valid pulse.                                                                                                                                    | 1.625 μs |                  | 2 μs    |
| T <sub>RATE</sub>               | Time from start of first set of conversions to the start of the next set. Can be considered as the conversion rate. Is set by the conversion rate parameter. | 480 μs   | Rate × 32 μs     | 8128 μs |


1. Min, typ, and max refer to variation due to functional configuration and the raw TVS value. The actual internal correction time will vary based on the raw TVS value.
2. The pulse width varies depending on the time taken to complete the internal calibration multiplication, this can be up to 375 ns.

**Note:** Once the TVS block is active, the enable signal is sampled 25 ns before the falling edge of valid. The next enabled channel in the sequence 0-1-2-3 is started; that is, if channel 0 has just completed and only channels 0 and 3 are enabled, the next channel will be 3. When all the enabled channels in the sequence 0-1-2-3 are completed, the TVS waits for the conversion rate timer to expire. The enable signal may be changed at any time if it changes to 4'b0000 while valid is asserted (and 25 ns before valid is de-asserted), then no further conversions will be started.

**Table 92 • Temperature and Voltage Sensor Electrical Characteristics**

| Parameter                    | Min | Typ | Max | Unit | Condition |
|------------------------------|-----|-----|-----|------|-----------|
| Temperature sensing range    | -40 |     | 125 | °C   |           |
| Temperature sensing accuracy | -10 |     | 10  | °C   |           |

Figure 6 • Warm Reset Timing



## 7.9.3 Power-On Reset Voltages

### 7.9.3.1 Main Supplies

The start of power-up to functional time ( $T_{PUFT}$ ) is defined as the point at which the latest of the main supplies (VDD, VDD18, VDD25) reach the reference voltage levels specified in the following table. This starts the process of releasing the reset of the device and powering on the FPGA fabric and IOs.

Table 97 • POR Ref Voltages

| Supply | Power-On Reset Start Point (V) | Note                                        |
|--------|--------------------------------|---------------------------------------------|
| VDD    | 0.95                           | Applies to both 1.0 V and 1.05 V operation. |
| VDD18  | 1.71                           |                                             |
| VDD25  | 2.25                           |                                             |

### 7.9.3.2 I/O-Related Supplies

For the I/Os to become functional (for low speed, sub 400 MHz operation), the (per-bank) I/O supplies (VDDI, VDDAUX) must reach the trip point voltage levels specified in the following table and the main supplies above must also be powered on.

Table 98 • I/O-Related Supplies

| Supply | I/O Power-Up Start Point (V) |
|--------|------------------------------|
| VDDI   | 0.85                         |
| VDDAUX | 1.6                          |

There are no sequencing requirements for the power supplies. However, VDDI3 and must be valid at same time as the main supplies. The other IO supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the IO supplies of some IO banks remain powered off).

### 7.9.4 Design Dependence of T<sub>PUFT</sub> and T<sub>WRFT</sub>

Some phases of the device initialization are user design-dependent, as the device automatically initializes certain resources to user-specified configurations if those resources are used in the design. It is necessary to compute the overall power-up to functional time by referencing the following tables and adding the relevant phases, according to the design configuration. The following equation refers to timing parameters specified in the above timing diagrams. Please note T<sub>PCIE</sub>, T<sub>XCVR</sub>, T<sub>LSRAM</sub>, and T<sub>USRAM</sub> can be found in the PolarFire FPGA device power-up and resets user guide UG0725.

$$T_{PUFT} = T_{FAB\_READY(cold)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

$$T_{WRFT} = T_{FAB\_READY(warm)} + \max((T_{PCIE} + T_{XCVR} + T_{LSRAM} + T_{USRAM}), T_{CALIB})$$

**Note:** T<sub>PCIE</sub>, T<sub>XCVR</sub>, T<sub>LSRAM</sub>, T<sub>USRAM</sub>, and T<sub>CALIB</sub> are common to both cold and warm reset scenarios.

Auto-initialization of FPGA (if required) occurs in parallel with I/O calibration. The device may be considered fully functional only when the later of these two activities has finished, which may be either one, depending on the configuration, as may be calculated from the following tables. Note that I/O calibration may extend beyond T<sub>PUFT</sub> (as I/O calibration process is independent of main device power-on and is instead dependent on I/O bank supply relative power-on time and ramp times). The previous timing diagram for power-on initialization shows the earliest that I/Os could be enabled, if the I/O power supplies are powered on before or at the same time as the main supplies.

### 7.9.5 Cold Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the power supplies reaching the above trip point levels until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

**Table 99 • Cold Boot**

| Power-On (Cold) Reset to Fabric and I/O Operational                   | Min  | Typ  | Max  | Unit |
|-----------------------------------------------------------------------|------|------|------|------|
| Time when input pins start working – T <sub>IN_ACTIVE(cold)</sub>     | 1.17 | 4.51 | 7.84 | ms   |
| Time when weak pull-ups are enabled – T <sub>PU_PD_ACTIVE(cold)</sub> | 1.17 | 4.51 | 7.84 | ms   |
| Time when fabric is operational – T <sub>FAB_READY(cold)</sub>        | 1.20 | 4.54 | 7.87 | ms   |
| Time when output pins start driving – T <sub>OUT_ACTIVE(cold)</sub>   | 1.22 | 4.56 | 7.89 | ms   |

### 7.9.6 Warm Reset to Fabric and I/Os (Low Speed) Functional

The following table specifies the minimum, typical, and maximum times from the negation of the warm reset event until the FPGA fabric is operational and the FPGA I/Os are functional for low-speed (sub 400 MHz) operation.

**Table 100 • Warm Boot**

| Warm Reset to Fabric and I/O Operational                                         | Min  | Typ  | Max  | Unit |
|----------------------------------------------------------------------------------|------|------|------|------|
| Time when input pins start working – T <sub>IN_ACTIVE(warm)</sub>                | 0.91 | 1.76 | 2.62 | ms   |
| Time when weak pull-ups/pull-downs are enabled – T <sub>PU_PD_ACTIVE(warm)</sub> | 0.91 | 1.76 | 2.62 | ms   |
| Time when fabric is operational – T <sub>FAB_READY(warm)</sub>                   | 0.94 | 1.79 | 2.65 | ms   |
| Time when output pins start driving – T <sub>OUT_ACTIVE(warm)</sub>              | 0.96 | 1.81 | 2.67 | ms   |

### 7.9.7 Miscellaneous Initialization Parameters

In the following table, T<sub>FAB\_READY</sub> refers to either T<sub>FAB\_READY(cold)</sub> or T<sub>FAB\_READY(warm)</sub> as specified in the previous tables, depending on whether the initialization is occurring as a result of a cold or warm reset, respectively.

1. With DPA counter measures.

**Table 115 • HMAC**

| Modes                                      | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|--------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| HMAC-SHA-256 <sup>1</sup> ,<br>256-bit key | 512                 | 7477                                     | 2361                          |
|                                            | 64K                 | 88367                                    | 2099                          |
| HMAC-SHA-384 <sup>1</sup> ,<br>384-bit key | 1024                | 13049                                    | 2257                          |
|                                            | 64K                 | 106103                                   | 2153                          |

1. With DPA counter measures.

**Table 116 • CMAC**

| Modes                                                           | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|-----------------------------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| AES-CMAC-256 <sup>1</sup><br>(message is only<br>authenticated) | 128                 | 446                                      | 9058                          |
|                                                                 | 64K                 | 45494                                    | 111053                        |

1. With DPA counter measures.

**Table 117 • KEY TREE**

| Modes                           | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|---------------------------------|---------------------|------------------------------------------|-------------------------------|
| 128-bit nonce +<br>8-bit optype |                     | 102457                                   | 2751                          |
| 256-bit nonce +<br>8-bit optype |                     | 103218                                   | 2089                          |

**Table 118 • SHA**

| Modes                | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|----------------------|---------------------|------------------------------------------|-------------------------------|
| SHA-1 <sup>1</sup>   | 512                 | 2386                                     | 1579                          |
|                      | 64K                 | 77576                                    | 990                           |
| SHA-256 <sup>1</sup> | 512                 | 2516                                     | 884                           |
|                      | 64K                 | 84752                                    | 938                           |
| SHA-384 <sup>1</sup> | 1024                | 4154                                     | 884                           |
|                      | 64K                 | 100222                                   | 938                           |
| SHA-512 <sup>1</sup> | 1024                | 4154                                     | 881                           |
|                      | 64K                 | 100222                                   | 935                           |

1. With DPA counter measures.

**Table 119 • ECC**

| Modes                                       | Message Size (bits) | Athena TeraFire Crypto Core Clock-Cycles | CAL Delay In CPU Clock-Cycles |
|---------------------------------------------|---------------------|------------------------------------------|-------------------------------|
| ECDSA SigGen,<br>P-384/SHA-384 <sup>1</sup> | 1024                | 12528912                                 | 6944                          |
|                                             | 8K                  | 12540448                                 | 5643                          |
| ECDSA SigGen,<br>P-384/SHA-384              | 1024                | 5502928                                  | 6155                          |