



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	56
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la64adfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.	Overview
•••	0.01.010

Dort No.	Internal RC	M Capacity	Internal RAM	Dookogo Typo	Bomorko
Fait NO.	Program ROM	Data Flash	Capacity	Fackage Type	Remarks
R5F2LA84ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	N Version
R5F2LA84ANFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ANFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ANFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ANFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ANFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AANFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AANFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA8CANFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8CANFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA84ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	D Version
R5F2LA84ADFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ADFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ADFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ADFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ADFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AADFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AADFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA8CADFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8CADFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	1

Table 1.12 Product List for R8C/LA8A Group

Current of Oct 2011



Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/LA8A Group



1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/LA3A Group. Figure 1.6 shows a Block Diagram of R8C/LA5A Group. Figure 1.7 shows a Block Diagram of R8C/LA6A Group. Figure 1.8 shows a Block Diagram of R8C/LA8A Group.



Figure 1.5 Block Diagram of R8C/LA3A Group







2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.





2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



5. Electrical Characteristics

5.1 Electrical Characteristics (R8C/LA3A Group and R8C/LA5A Group)

5.1.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG26		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40 \ ^{\circ}C \le T_{opr} \le 85 \ ^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temper	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



Table 5.11Voltage Detection 2 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Boromotor		:	Unit			
Symbol	Symbol Falameter		Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0 ⁽¹⁾	At the falling of	of Vcc	3.70	4.0	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	In operation	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
		In stop mode	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	200	500	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V		-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			-	-	100	μS

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12Power-on Reset Circuit Characteristics (1)
(Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol Parameter	Parameter	Condition		Llnit		
	Condition	Min.	Тур.	Max.	Onit	
trth	External power Vcc rise gradient		0	-	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Figure 5.3 Power-on Reset Circuit Characteristics



Table 5.16 LCD Drive Control Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Peremeter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
VLCD	LCD power supply voltage	VLCD = VL3	2.2	-	5.5	V
VL2	VL2 voltage		VL1	-	VL3	V
VL1	VL1 voltage		1	-	VL2 (2)	V
f(FR)	Frame frequency		50	-	180	Hz
ILCD	LCD drive control circuit current		-	(1)	-	μΑ

Notes:

Refer to Table 5.19 DC Characteristics (2), Table 5.21 DC Characteristics (4), and Table 5.23 DC Characteristics (6).
 The VL1 voltage should be VCC or below.

Table 5.17 **Power-Off Mode Characteristics**

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Paramotor	Condition		Llnit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
-	Power-off mode operating supply voltage		1.8	-	5.5	V



Table 5.19 DC Characteristics (2) [4.0 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

							Condition				Standard			
	_		Oscil	lation	On-Chip	Oscillator		Low-Power-						
Symbol	Parameter		Cir XIN (2)	Cuit XCIN	High-	Low-	CPU Clock	Consumption	Other		Min.	Typ. (3)	Max	Unit
				XOIN	Speed	Speed		County						
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-			I	4.7	10	mΑ
	supply	speed	16 MHz	Off	Off	125 kHz	No division	-			I	3.9	8	mΑ
	current (1)	mode	10 MHz	Off	Off	125 kHz	No division	-			-	2.3	-	mA
		mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation Module standby se enabled	on RAM	-	3.1	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.8	_	mΑ
			16 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.5	_	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	_			_	1.0	_	mΔ
		High	0101112	Off	20 MH-7	125 112	No division					5.0	11	mA
		speed	011	01	20 IVII 12	125 KHZ	NU UNISION	-			_	0.0		mA
		on-chip	011	01			Divide-by-8	-			-	2.1	-	mA
		oscillator mode	Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh			-	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0			-	110	320	μA
		oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			-	63	220	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	60	220	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation	on RAM	-	46	-	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instr executed Peripheral clock op	ruction is peration	-	9.0	50	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instr executed Peripheral clock of	ruction is	-	2.8	33	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT LCC instruction is coni executed circi Peripheral What clock off exte Timer RH divisi operation in resis real-time used clock mode	D drive trol uit ⁽⁴⁾ en ernal sion stors are d	-	4.6	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instr executed Peripheral clock of Timer RH operatio time clock mode	ruction is f n in real-	1	2.4	I	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25 °C Peripheral clock of	f	1	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85 °C Peripheral clock of	f	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25 °C		-	0.01	0.1	μA
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85 °C		-	0.03	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25 °C		-	1.8	6.4	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85 °C		-	2.7	_	μA

Notes:

1. 2. 3. 4.

Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

Table 5.22DC Characteristics (5) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Doro	Parameter		Condition		Standard			
Symbol	Fala	meter	Condition	Condition			Max.	Onit	
Vон	Output "H" voltage	Output "H" voltage		Iон = -2 mA	Vcc - 0.5	-	Vcc	V	
			Other pins	Iон = -1 mA	Vcc - 0.5	-	Vcc	V	
Vol	Output "L" voltage		Port P8 (1)	IoL = 2 mA	-	-	0.5	V	
			Other pins	IoL = 1 mA	-	-	0.5	V	
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, INT5, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRCTRG, TRCCLK, ADTRG, RXD0, CLK0, SSI, SCL, SDA, SSO			0.05	0.4	_	V	
		RESET, WKUP0			0.1	0.8	-	V	
Ін	Input "H" current		VI = 1.8 V, Vcc = 1.8 V		-	-	4.0	μΑ	
lı∟	Input "L" current		VI = 0 V, Vcc = 1.8 V		_	-	-4.0	μA	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 1.8 V		85	220	500	kΩ	
Rfxin	Feedback resistance	XIN			-	2.0	-	MΩ	
RfXCIN	Feedback resistance	XCIN			-	14	_	MΩ	
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V	

Note:

1. This applies when the drive capacity of the output transistor is set to High by P8DRR register. When the drive capacity is set to Low, the value of any other pin applies.



5.1.5 AC Characteristics

Table 5.24Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Conditions		Stand	ard	Unit	
Symbol	Falameter		Conditions	Min.	Тур.	Max.	Orm	
tsucyc	SSCK clock cycle time			4	-	-	tcyc (1)	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tcyc (1)	
	time			-	-	1	μs	
TFALL	SSCK clock falling	Master		-	-	1	tcyc (1)	
time	time	Slave		-	-	1	μs	
tsu	SSO, SSI data input se	etup time		100	-	-	ns	
tн	SSO, SSI data input he	old time		1	-	-	tcyc (1)	
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output of	delay time		-	-	1tcyc + 20	ns	
tsa	SSI slave access time		$2.7~V \leq Vcc \leq 5.5~V$	_	-	1.5tcyc + 100	ns	
			1.8 V \leq Vcc < 2.7 V	_	-	1.5tcyc + 200	ns	
tor	SSI slave out open time		$2.7~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$	_	_	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	_	1.5tcyc + 200	ns	

Note:

1. 1tcyc = 1/f1(s)



5.2 Electrical Characteristics (R8C/LA6A Group and R8C/LA8A Group)

5.2.1 Absolute Maximum Ratings

Table 5.30 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG39		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperation	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.









Table 5.37 Flash Memory (Data flash Block A and Block B) Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Baramatar	Conditiona		Lloit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	Ι	-	times
-	Byte program time (program/erase endurance \leq 10,000 times)		_	150	-	μs
-	Block erase time (program/erase endurance \leq 10,000 times)	Internal ROM Capacity: 1 KB × 2	-	0.05	1	s
		Internal ROM Capacity: 2 KB × 2	-	0.055	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (6)	-	85	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 85 °C	10	-	-	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







Table 5.40Voltage Detection 2 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless
otherwise specified.)

Symbol	Boromotor			Linit			
Symbol	Falanetei		Min.	Тур.	Max.	Unit	
Vdet2	Voltage detection level Vdet2_0 ⁽¹⁾	At the falling of	of Vcc	3.70	4.0	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit				0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	In operation	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
		In stop mode	At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$	-	200	500	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, V	-	1.7	-	μA	
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			-	-	100	μS

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.41Power-on Reset Circuit Characteristics (1)
(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Llnit		
	Falanee	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient		0	-	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



 tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.14 Power-on Reset Circuit Characteristics



Table 5.45 LCD Drive Control Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85° C (N version)/ -40 to 85° C (D version), unless otherwise specified.)

Symbol	Poromotor	Condition		Lloit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
VLCD	LCD power supply voltage	VLCD = VL3	2.2	-	5.5	V	
VL2	VL2 voltage		VL1	-	VL3	V	
VL1	VL1 voltage		1	-	VL2 (2)	V	
f(FR)	Frame frequency		50	-	180	Hz	
ILCD	LCD drive control circuit current		-	(1)	-	μΑ	

Notes:

Refer to Table 5.48 DC Characteristics (2), Table 5.50 DC Characteristics (4), and Table 5.52 DC Characteristics (6).
 The VL1 voltage should be VCC or below.

Table 5.46 Power-Off Mode Characteristics

(VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = -20 to $85^{\circ}C$ (N version)/ -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Lloit		
	Falanielei	Condition	Min.	Тур.	Max.	Unit
-	Power-off mode operating supply voltage		1.8	-	5.5	V



		Condition						S	T				
Symbol	Parameter		Oscil Cir	lation cuit	On Osc	-Chip cillator	CPU Clock	Low-Power-	Other	Min	Тур.	Max	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed	OF O OROCK	Setting	Guici	IVIIII.	(3)	•	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	mA
	supply	clock	10 MHz	Off	Off	125 kHz	No division	-		-	2.3	6	mΑ
	current	mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	-	2.9	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.8	-	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.0	-	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	-		-	5.0	11	mΑ
		speed	Off	Off	20 MHz	125 kHz	Divide-by-8	-		-	2.1	-	mA
		on-chip oscillator	Off	Off	10 MHz	125 kHz	No division	-		-	2.9	-	mΑ
		mode	Off	Off	10 MHz	125 kHz	Divide-by-8	-		-	1.5	-	mΑ
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh		-	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0		-	106	300	μA
		on-cnip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	54	200	μΑ
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μΑ
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μΑ
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	2.5	31	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT LCD drive instruction is control circuit executed (4) Peripheral When externa clock off division Timer RH resistors are operation in real-time clock mode		3.1	-	μA
		Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode	-	1.7	-	μA	
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C	-	0.01	0.1	μΑ
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C	-	0.02	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C	-	1.3	4.5	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C	-	2.2	_	μA

Table 5.50 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. 2. 3. 4.

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

Condition						1							
Symbol	Parameter		Oscil Cir	lation cuit	On- Osc	Chip illator		Low-Power-			Tvn	Max	Unit
- ,			XIN ⁽²⁾	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	(3)		
lcc	Power	High-	8 MHz	Off	Off	125 kHz	No division	-		-	2.1	-	mΑ
	supply current ⁽¹⁾	speed clock mode	8 MHz	Off	Off	125 kHz	Divide-by-8	-		-	0.9	-	mA
		High-	Off	Off	5 MHz	125 kHz	No division	-		-	1.8	5	mA
		speed	Off	Off	5 MHz	125 kHz	Divide-by-8	-		-	1.1	-	mΑ
		oscillator mode	Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh		1	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0		I	106	300	μA
		on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	54	200	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	I	2.5	31	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed LCD drive control circuit Peripheral clock off (4) When external division division Timer RH operation in real-time clock mode used	I	2.4	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode	I	1.7	-	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	I	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	I	1.2	_	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C	-	0.01	0.1	μA
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C	I	0.02	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C	-	1.2	4	μĀ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C	-	2	-	μA

Table 5.52 DC Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Notes: 1. 2. 3. 4.

Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 2.2 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.



5.2.5 AC Characteristics

Table 5.53Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C
(D version), unless otherwise specified.)

Symbol	Doromoto		Conditions		Standard				
Symbol	Falamete		Conditions	Min.	Тур.	Max.	Unit		
tsucyc	SSCK clock cycle time	9		4	-	-	tcyc (1)		
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc		
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc		
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽¹⁾		
	time	Slave		-	-	1	μs		
t FALL	SSCK clock falling	Master		-	-	1	tcyc (1)		
tin	time	Slave		-	-	1	μs		
tsu	SSO, SSI data input s	etup time		100	-	-	ns		
tн	SSO, SSI data input h	old time		1	-	-	tcyc (1)		
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns		
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns		
top	SSO, SSI data output	delay time		-	-	1tcyc + 20	ns		
tSA	SSI slave access time		$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns		
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns		
tOR	SSI slave out open tin	ne	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	1.5tcyc + 100	ns		
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns		

Note:

1. 1tcyc = 1/f1(s)







