

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	56
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la68anfa-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Tables 1.2 and 1.3 list the Programmable I/O Ports Provided for Each Group, and Tables 1.4 and 1.5 list the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.12 show the pin assignment for each group, and Tables 1.9 to 1.12 list product information. The explanations in the chapters which follow apply to the R8C/LA8A Group only. Note the differences shown below.

Table 1.1 Differences between Groups

Item	Function	R8C/LA3A Group	R8C/LA5A Group	R8C/LA6A Group	R8C/LA8A Group
I/O Ports	Programmable I/O ports	26 pins	44 pins	56 pins	72 pins
	High current drive ports	8 pins	8 pins	8 pins	10 pins
Interrupts	INT interrupt pins	5 pins	6 pins	8 pins	8 pins
Timer RJ	Timer RJ0 output pin	None	None	None	1 pin
	Timer RJ1 output pin	None	None	None	1 pin
	Timer RJ2 I/O pin	None	None	None	1 pin
	Timer RJ2 output pin	None	None	None	1 pin
Timer RH	Timer RH output pin	None	1 pin	1 pin	1 pin
Serial interface	UART2	None	None	1 pin	1 pin
A/D Converter	Analog input pins	5 pins	7 pins	8 pins	12 pins
LCD Drive Control Circuit	Segment output pins	Max. 11 pins	Max. 27 pins	Max. 32 pins	Max. 40 pins
Comparator B	Analog input voltage	1 pin	2 pins	2 pins	2 pins
	Reference input voltage	1 pin	2 pins	2 pins	2 pins
Clock	XCIN pin	Shared with XIN pin	Dedicated pin	Dedicated pin	Dedicated pin
	XCOUT pin	Shared with XOUT pin	Dedicated pin	Dedicated pin	Dedicated pin
Packages		32-pin LQFP	52-pin LQFP	64-pin LQFP	80-pin LQFP

I/O ports are shared with I/O functions, such as interrupts or timers.
 Refer to Tables 1.13 to 1.17, Pin Name Information by Pin Number, for details.

Table 1.2 Programmable I/O Ports Provided for Each Group (R8C/LA3A Group, R8C/LA5A Group)

Programmable I/O Port		R8C/LA3A Group Total: 26 I/O pins							R8C/LA5A Group Total: 44 I/O pins							
I/O FOIL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P3	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P5	_	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓
P7	_	_	_	_	_	_	✓	_	_	_	_	_	_	✓	✓	✓
P8	✓	✓	<b>√</b>	✓	✓	<b>√</b>	✓	✓	<b>√</b>	✓	✓	<b>√</b>	<b>√</b>	✓	✓	✓
P9	—	—	_	_	—	_	✓	✓	_	—	_	_	_	_	<b>√</b>	✓

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "—" indicates the settings should be made as follows:
  - Set 0 to the corresponding bits in the PDi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the Pi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.

Table 1.3 Programmable I/O Ports Provided for Each Group (R8C/LA6A Group, R8C/LA8A Group)

Programmable I/O Port		R8C/LA6A Group Total: 56 I/O pins								R8C/LA8A Group Total: 72 I/O pins						
I/O FOIL	Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P0	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>√</b>
P1	✓	✓	✓	✓	✓	✓	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P3	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P4	✓	✓	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P5	_	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓
P6	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓	✓
P7	_	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓
P8	✓	✓	✓	✓	<b>√</b>	<b>√</b>	✓	✓	✓	✓	✓	<b>√</b>	<b>√</b>	<b>√</b>	✓	✓
P9		_	_	_	_	_	✓	✓	_	_	_	_	_	_	✓	✓

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "—" indicates the settings should be made as follows:
  - Set 0 to the corresponding bits in the PDi (i = 1, 4 to 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the Pi (i = 1, 4 to 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the P7DRR register. When read, the content is 0.

Table 1.4 LCD Display Function Pins Provided for Each Group (R8C/LA3A Group, R8C/LA5A Group)

Shared I/O Port		R8C/LA3A Group Common output: Max. 4 Segment output: Max. 11					R8C/LA5A Group Common output: Max. 4 Segment output: Max. 27									
P0	_	_	_	_	_	_	_	_	SEG 7	SEG 6	SEG 5	SEG 4	SEG 3	SEG 2	SEG 1	SEG 0
P2	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8	SEG 15	SEG 14	SEG 13	SEG 12	SEG 11	SEG 10	SEG 9	SEG 8
P3	_	_	_	_	_	_	_	_	SEG 23	SEG 22	SEG 21	SEG 20	SEG 19	SEG 18	SEG 17	SEG 16
P5	_	VL3 (2)	VL2 (2)	VL1 (2)	COM 0	1	2	COM 3 SEG 24	_	VL3 (2)	VL2 (2)	VL1 (2)	COM 0	1	2	COM 3 SEG 24

- 1. The symbol "—" indicates there is no LCD display function. Set the corresponding bits to 0 by setting registers LSE0, LSE2, and LSE5 for these pins.
- 2. When using the LCD drive control circuit, set the corresponding bit in the LSE5 register to 1.

Table 1.5 LCD Display Function Pins Provided for Each Group (R8C/LA6A Group, R8C/LA8A Group)

			R8	C/LA6	A Gro	oup					R8	C/LA8	3A Gro	oup		
Shared I/O Port		(	Comm	on ou	ıtput: l	Max. 4	4		Common output: Max. 4							
		Segment output: Max. 32					Segment output: Max. 40									
P0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
P1	SEG	SEG	SEG	SEG	SEG	SEG			SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	15	14	13	12	11	10		_	15	14	13	12	11	10	9	8
P2	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	23	22	21	20	19	18	17	16	23	22	21	20	19	18	17	16
P3	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	31	30	29	28	27	26	25	24	31	30	29	28	27	26	25	24
P4	SEG	SEG							SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
	39	38		_		_		_	39	38	37	36	35	34	33	32
P5		VL3	VL2	VL1	COM	COM	COM	COM		VL3	VL2	VL1	COM	COM	COM	COM
		(2)	(2)	(2)	0	1	2	3		(2)	(2)	(2)	0	1	2	3

- 1. The symbol "—" indicates there is no LCD display function. Set the corresponding bits to 0 by setting registers LSE1, LSE4 and LSE5 for these pins.
- 2. When using the LCD drive control circuit, set the corresponding bit in the LSE5 register to 1.

#### 1.2 Product Lists

Tables 1.9 to 1.12 list product information for each group. Figures 1.1 to 1.4 show the Correspondence of Part No., with Memory Size and Package for each group.

Table 1.9 Product List for R8C/LA3A Group

#### **Current of Oct 2011**

Part No.		M Capacity	Internal RAM	Package Type	Remarks
1 4.11.151	Program ROM	Data Flash	Capacity	. do.tago . ) po	
R5F2LA32ANFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	N Version
R5F2LA34ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	
R5F2LA36ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	
R5F2LA38ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0032GB-A	
R5F2LA32ADFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	D Version
R5F2LA34ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	
R5F2LA36ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0032GB-A	
R5F2LA38ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0032GB-A	




Figure 1.1 Correspondence of Part No., with Memory Size and Package of R8C/LA3A Group

# 1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/LA3A Group. Figure 1.6 shows a Block Diagram of R8C/LA5A Group. Figure 1.7 shows a Block Diagram of R8C/LA6A Group. Figure 1.8 shows a Block Diagram of R8C/LA8A Group.




Figure 1.5 Block Diagram of R8C/LA3A Group




Figure 1.7 Block Diagram of R8C/LA6A Group




Figure 1.12 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages

Table 1.19 Pin Functions for R8C/LA5A Group (2)

Item	Pin Name	I/O Type	Description
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter.
A/D converter	AN0 to AN6	I	A/D converter analog input pins.
	ADTRG	I	AD external trigger input pin.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O ports	P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_6, P7_0 to P7_2, P8_0 to P8_7, P9_0, P9_1	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  Port P8 can be used as LED drive ports.
Segment output	SEG0 to SEG26	0	LCD segment output pins.
Common output	COM0 to COM3, COMEXP	0	LCD common output pins.
LCD power supply	VL1	I	Apply the following voltage: 1 V $\leq$ VL1 $\leq$ VCC and VL1 $\leq$ VL2.
	VL2	I	Apply the following voltage: VL2 ≤ 5.5 V and VL1 ≤ VL2 ≤ VL3.
	VL3	ı	Apply the following voltage: VL3 ≤ 5.5 V and VL2 ≤ VL3.

I: Input

O: Output

I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Table 4.12 SFR Information for R8C/LA8A Group (3) (1)

Address 0080h	Register Timer RJ0 Control Register	Symbol TRJ0CR	After Reset
0081h	Timer RJ0 I/O Control Register	TRJOIOC	00h
	9		
0082h	Timer RJ0 Mode Register	TRJ0MR	00h
0083h	Timer RJ0 Event Pin Select Register	TRJ0ISR	00h
0084h	Timer RJ0 Register	TRJ0	FFh
0085h			FFh
0086h			
0087h			
0088h	Timer RJ1 Control Register	TRJ1CR	00h
0089h	Timer RJ1 I/O Control Register	TRJ1IOC	00h
008Ah	Timer RJ1 Mode Register	TRJ1MR	00h
008Bh	Timer RJ1 Event Pin Select Register	TRJ1ISR	00h
008Ch	Timer RJ1 Register	TRJ1	FFh
008Dh	Time Not Negister	11(01	FFh
			1111
008Eh			
008Fh			
0090h	Timer RJ2 Control Register	TRJ2CR	00h
0091h	Timer RJ2 I/O Control Register	TRJ2IOC	00h
0092h	Timer RJ2 Mode Register	TRJ2MR	00h
0093h	Timer RJ2 Event Pin Select Register	TRJ2ISR	00h
0094h	Timer RJ2 Register	TRJ2	FFh
0095h	†		FFh
0096h			
0090H			
	Times DD4 Central Desister	TDD4CD	00h
0098h	Timer RB1 Control Register	TRB1CR	00h
0099h	Timer RB1 One-Shot Control Register	TRB10CR	00h
009Ah	Timer RB1 I/O Control Register	TRB1IOC	00h
009Bh	Timer RB1 Mode Register	TRB1MR	00h
009Ch	Timer RB1 Prescaler Register	TRB1PRE	FFh
009Dh	Timer RB1 Secondary Register	TRB1SC	FFh
009Eh	Timer RB1 Primary Register	TRB1PR	FFh
009Fh	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1		
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A0H		U0BRG	XXh
	UARTO Bit Rate Register		
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00AAII 00ABh	- Oraci Z Hansinik Bullot Register	0215	XXh
	HADTO Transmit/Descive Control Desister C	11000	
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h		+	
00B5h			
00B6h	<del> </del>	<del> </del>	
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
	UART2 Special Mode Register 4	U2SMR4	00h
00BCh			
	UART2 Special Mode Register 3 UART2 Special Mode Register 2	U2SMR3 U2SMR2	000X0X0Xb X0000000b

X: Undefined

Note:

<sup>1.</sup> Blank spaces are reserved. No access is allowed.

SFR Information for R8C/LA8A Group (5) (1) **Table 4.14** 

A datases	Decision .	Construct	A4 D+
Address	Register	Symbol	After Reset
0100h			
0101h			
0102h			
0103h			
1			
0104h			
0105h	<u> </u>		
0106h			
0107h			
0108h	Timer RB0 Control Register	TRB0CR	00h
0109h	Timer RB0 One-Shot Control Register	TRB0OCR	00h
010Ah	Timer RB0 I/O Control Register	TRB0IOC	00h
010Bh	Timer RB0 Mode Register	TRB0MR	00h
010Ch	Timer RB0 Prescaler Register	TRB0PRE	FFh
010Dh	Timer RB0 Secondary Register	TRB0SC	FFh
010Eh	Timer RB0 Primary Register	TRB0PR	FFh
	Timer RB0 Primary Register	TRBUPR	FFN
010Fh			
0110h	Timer RH Second Data Register / Counter Data Register	TRHSEC	XXh
			00h <sup>(2)</sup>
0111h	Timer RH Minute Data Register / Compare Data Register	TRHMIN	XXh
			00h (2)
0112h	Times DH Hous Date Designer	TRHHR	00XXXXXXb
011211	Timer RH Hour Data Register	IKHHK	
			00h <sup>(2)</sup>
0113h	Timer RH Day-of-the-Week Data Register	TRHWK	00000XXXb
			00h (2)
0114h	Timer RH Date Data Register	TRHDY	00XXXXXXb
	·		00000001b <sup>(2)</sup>
0115h	Timer RH Month Data Register	TRHMON	000XXXXXb
011011	Timer N. Friedrich Data Negister	TATINON	
<b></b>	The Division of the Control of the C	TD10/D	00000001b <sup>(2)</sup>
0116h	Timer RH Year Data Register	TRHYR	XXh
			00h <sup>(2)</sup>
0117h	Timer RH Control Register	TRHCR	XXX00X0Xb
	Ç		000XX1X0b (2)
0118h	Timer RH Count Source Select Register	TRHCSR	X0001000b
011011	Timer Ki i Count Source Select Register	TRICOR	0XXXXXXXb (2)
0119h	Timer RH Clock Error Correction Register	TRHADJ	XXh
			00h <sup>(2)</sup>
011Ah	Timer RH Interrupt Flag Register	TRHIFR	00000XXXb
			000XX000b (2)
011Bh	Timer RH Interrupt Enable Register	TRHIER	XXh
OTTEN	Time ATT interrupt Enable Register	TRUILER	00h <sup>(2)</sup>
04401	Too DUAL on Mark Double	TOLIANAL	
011Ch	Timer RH Alarm Minute Register	TRHAMN	XXh
			00h <sup>(2)</sup>
011Dh	Timer RH Alarm Hour Register	TRHAHR	XXh
			00h <sup>(2)</sup>
011Eh	Timer RH Alarm Day-of-the-Week Register	TRHAWK	X0000XXXb
011211	Tarrie Tarriam Day of the Week Hogical		00h <sup>(2)</sup>
011Fh	Tieses DU Destroy Desiring	TDUDDO	00h
UTIFII	Timer RH Protect Register	TRHPRC	
			X0000000b (2)
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
1			
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
1	Times DO Consul Devistor D	TDCCDC	
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
	The BOO will be in a	TDOODO	
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h	30° · · · 3 · · ·		
0135h			
0136h			
0137h			<del></del>
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
1			
013Fh			
X: Undefined			

Blank spaces are reserved. No access is allowed.
 This is the reset value after reset by RTCRST bit in TRHCR register.

# 5.1.3 Peripheral Function Characteristics

Table 5.3 A/D Converter Characteristics
(Vcc/AVcc = Vref = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)

Cumbal	Paramete		Cons	litiona		Standard		Unit
Symbol	Paramete		Cond	Conditions			Max.	Unit
_	Resolution		Vref = AVCC		_	_	10	Bit
_	Absolute accuracy (2)	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN6 input	_	-	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	_	_	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN6 input	_	_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN6 input	_	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	_	_	±2	LSB
			Vref = AVCC = 1.8 V	AN0 to AN6 input	_	_	±2	LSB
φAD	A/D conversion clock		$4.0 \le Vref = AVCC \le 5.5 V (1)$			_	20	MHz
			$3.2 \le Vref = AVcc \le 5.5 V (1)$		1	_	16	MHz
			$2.7 \le Vref = AVCC \le 5$	.5 V (1)	1	_	10	MHz
			1.8 ≤ Vref = AVCC ≤ 5	.5 V (1)	1	-	8	MHz
_	Tolerance level impedance	е			_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	-	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, (	AD = 20 MHz	2.2	_	_	ms
tsamp	Sampling time		φAD = 20 MHz		0.8	_	_	μS
lVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	_	μΑ
Vref	Reference voltage				1.8	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MH	łz	1.53	1.70	1.87	V

- The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 2. This applies when the peripheral functions are stopped.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 Temperature Sensor Characteristics (Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Standard		Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
Vтмр	Temperature sensor output voltage	1.8 V $\leq$ Vref = AVCC $\leq$ 5.5 V $\phi$ AD = 1.0 MHz to 5.0 MHz Ambient temperature = 25 °C	550	600	650	mV
_	Temperature coefficient	$1.8 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz Ambient temperature = 25 °C	-	-2.1	_	mV/°C
_	Start-up time	1.8 V ≤ Vref = AVcc ≤ 5.5 V φAD = 1.0 MHz to 5.0 MHz	-	_	200	μS
Ітмр	Operating current	1.8 V ≤ Vref = AVcc ≤ 5.5 V φAD = 1.0 MHz to 5.0 MHz	_	100	ı	μА

Table 5.7 Flash Memory (Program ROM) Characteristics (VCC = 1.8 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.)

Symbol	Parameter	Conditions		Lloit		
			Min.	Тур.	Max.	Unit
_	Program/erase endurance (1)		10,000 (2)	-	-	times
_	Byte program time		_	80	-	μS
_	Block erase time		_	0.12	-	s
td(SR-SUS)	Time delay from suspend request until suspend		_	_	0.25 + CPU clock × 3 cycles	ms
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		1.8	-	5.5	V
_	Read voltage		1.8	-	5.5	V
_	Program, erase temperature		0	-	60	°C
_	Data hold time (6)	Ambient temperature = 85 °C	10	-	_	year

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.9 Voltage Detection 0 Circuit Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Cumbal	Parameter		Condition		Standard			
Symbol	Symbol Farameter		Condition	Min.	Тур.	Max.	Unit	
Vdet0	Voltage detection level Vdet0_0 (1)			1.8	1.90	2.05	V	
	Voltage detection level Vdet0_1 (1)			2.15	2.35	2.50	V	
	Voltage detection level Vdet0_2 (1)			2.70	2.85	3.05	V	
	Voltage detection level Vdet0_3 (1)			3.55	3.80	4.05	V	
_	Voltage detection 0 circuit response time (3)	In operation	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	_	50	500	μS	
	·	In stop mode	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	_	100	500	μ\$	
_	Voltage detection circuit self power consumption	VCA25 = 1, V	cc = 5.0 V	_	1.5	_	μА	
td(E-A)	Waiting time until voltage detection circuit operation starts (2)			_	-	100	μS	

- 1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.10 Voltage Detection 1 Circuit Characteristics (VCC = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard			
Symbol	Farameter		Condition	Min.	Тур.	Max.	Unit	
Vdet1	Voltage detection level Vdet1_0 (1)	At the falling of	of Vcc	2.00	2.20	2.40	V	
	Voltage detection level Vdet1_1 (1)	At the falling of	of Vcc	2.15	2.35	2.55	V	
	Voltage detection level Vdet1_2 (1)	At the falling of	of Vcc	2.30	2.50	2.70	V	
	Voltage detection level Vdet1_3 (1)	At the falling of	of Vcc	2.45	2.65	2.85	V	
	Voltage detection level Vdet1_4 (1)	At the falling of	of Vcc	2.60	2.80	3.00	V	
	Voltage detection level Vdet1_5 (1)	At the falling of	of Vcc	2.75	2.95	3.15	V	
	Voltage detection level Vdet1_6 (1)	At the falling of	of Vcc	2.85	3.10	3.40	V	
	Voltage detection level Vdet1_7 (1)	At the falling of	of Vcc	3.00	3.25	3.55	V	
	Voltage detection level Vdet1_8 (1)	At the falling of	of Vcc	3.15	3.40	3.70	V	
	Voltage detection level Vdet1_9 (1)	At the falling of	of Vcc	3.30	3.55	3.85	V	
	Voltage detection level Vdet1_A (1)	At the falling of	of Vcc	3.45	3.70	4.00	V	
	Voltage detection level Vdet1_B (1)	At the falling of	of Vcc	3.60	3.85	4.15	V	
	Voltage detection level Vdet1_C (1)	At the falling of	of Vcc	3.75	4.00	4.30	V	
	Voltage detection level Vdet1_D (1)	At the falling of	of Vcc	3.90	4.15	4.45	V	
	Voltage detection level Vdet1_E (1)	At the falling of	of Vcc	4.05	4.30	4.60	V	
	Voltage detection level Vdet1_F (1)	At the falling of	of Vcc	4.20	4.45	4.75	V	
_	Hysteresis width at the rising of Vcc in	Vdet1_0 to Vo	Vdet1_0 to Vdet1_5 selected			-	V	
	voltage detection 1 circuit	Vdet1_6 to Vo	let1_F selected	_	0.10	-	V	
_	Voltage detection 1 circuit response time (2)	In operation	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	_	60	150	μS	
		In stop mode	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	_	250	500	μS	
_	Voltage detection circuit self power consumption	VCA26 = 1, V	cc = 5.0 V	_	1.7	_	μА	
td(E-A)	Waiting time until voltage detection circuit operation starts (3)			_	_	100	μS	

- 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

# 5.2 Electrical Characteristics (R8C/LA6A Group and R8C/LA8A Group)

# 5.2.1 Absolute Maximum Ratings

Table 5.30 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG39		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temperature			-65 to 150	°C

<sup>1.</sup> For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

<sup>2.</sup> The VL1 voltage should be VCC or below.

**Table 5.48** DC Characteristics (2) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to  $85^{\circ}$ C (N version)/ -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

							Condition				S	tanda	rd	
Symbol	Parameter			lation cuit	·	Oscillator	CPU Clock	Low-Power- Consumption	Ot	her	Min.	Тур.	Max	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting				(3)	•	
Icc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-			-	4.7	10	mΑ
	supply	speed	16 MHz	Off	Off	125 kHz	No division	-			_	3.9	8	mΑ
	current (1)	clock mode	10 MHz	Off	Off	125 kHz	No division	-			-	2.3	_	mΑ
		modo	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory Program oper Module stand enabled	ation on RAM	-	3.1	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-			_	1.8	_	mΑ
			16 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.5	-	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.0	_	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	-			-	5.0	11	mΑ
		speed	Off	Off	20 MHz	125 kHz	Divide-by-8	-			-	2.1	_	mΑ
		on-chip oscillator mode	Off	Off	4 MHz	125 kHz		MSTCR0 = BEh MSTCR1 = 3Fh			-	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0			-	110	320	μА
		on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			-	63	220	μА
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	60	220	μΑ
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory Program oper		-	46	_	μА
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT executed Peripheral clo		-	9.0	50	μА
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT executed Peripheral clo		-	2.8	33	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	LCD drive control circuit <sup>(4)</sup> When external division resistors are used	_	4.6	_	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT executed Peripheral clo Timer RH ope time clock mo	ck off eration in real-	_	2.4	_	μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clo	ck off	_	0.5	2.2	μА
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clo	ck off	-	1.2	-	μА
		Power- off mode	Off	Off	Off	Off	-	_	Power-off 0 Topr = 25°C		-	0.01	0.1	μА
			Off	Off	Off	Off	-	=	Power-off 0 Topr = 85°C		-	0.03	-	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C		-	1.8	6.4	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C		-	2.7	-	μА

- Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

Table 5.54 Timing Requirements of I<sup>2</sup>C bus Interface (1) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromotor	Condition	Sta	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
tscl	SCL input cycle time		12tcyc + 600 (1)	_	-	ns	
tsclh	SCL input "H" width		3tcyc + 300 (1)	_	-	ns	
tscll	SCL input "L" width		5tcyc + 500 (1)	_	_	ns	
tsf	SCL, SDA input fall time		-	-	300	ns	
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc (1)	ns	
tBUF	SDA input bus-free time		5tcyc (1)	_	_	ns	
tstah	Start condition input hold time		3tcyc (1)	_	_	ns	
tstas	Retransmit start condition input setup time		3tcyc (1)	_	_	ns	
tstop	Stop condition input setup time		3tcyc (1)	_	-	ns	
tsdas	Data input setup time		1tcyc + 40 (1)	_	-	ns	
tsdah	Data input hold time		10	_	_	ns	

1. 1 tcyc = 1/f1(s)




Figure 5.18 I/O Timing of I<sup>2</sup>C bus Interface

Table 5.57 Timing Requirements of Serial Interface (Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

		Standard						
Symbol	Parameter	Vcc = 2.2V,	Topr = 25°C	Vcc = 3V,	Topr = 25°C	Vcc = 5V,	Γopr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(CK)	CLKi input cycle time	800	_	300	_	200	_	ns
tw(ckh)	CLKi input "H" width	400	-	150	_	100	_	ns
tW(CKL)	CLKi input "L" width	400	-	150	-	100	-	ns
td(C-Q)	TXDi output delay time	_	200	-	80	-	50	ns
th(C-Q)	TXDi hold time	0	_	0	_	0	_	ns
tsu(D-C)	RXDi input setup time	150	-	70	-	50	-	ns
th(C-D)	RXDi input hold time	90	-	90	_	90	_	ns

i = 0, 2




Figure 5.21 Input and Output Timing of Serial Interface

# Table 5.58 Timing Requirements of External Interrupt INTi (i = 0 to 7) and Key Input Interrupt Kli (i = 0 to 7) (Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

			Standard						
Symbol	Parameter	Vcc = 2.2V,	Topr = 25°C	Vcc = 3V, 7	「opr = 25°C	Vcc = 5V, 7	Горr = 25°C	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	380 (1)	-	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	380 (2)	-	250 (2)	-	ns	

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.22 Input Timing of External Interrupt INTi and Key Input Interrupt Kli

RF\/	ISION	I HIST	ORY
17 L V	IOIOIY	1 1 110 1	

R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, R8C/LA8A Group Datasheet

D	Data		Description
Rev.	Date	Page	Summary
0.01	Jan 18, 2010	_	First Edition issued
0.02	Jul 16, 2010	2	Table 1.1 revised
		3	Table 1.2 revised
		4	Tables 1.4 and 1.5 revised
		5	Table 1.6 revised
		6	Table 1.7 revised
		7	Table 1.8 revised
		8	Table 1.9 and Figure 1.1 revised
		9	Table 1.10 and Figure 1.2 revised
		10	Table 1.11 and Figure 1.3 revised
		11	Table 1.12 revised
		12	Figure 1.5 revised
		13	Figure 1.6 revised
		14	Figure 1.7 revised
		16	Figure 1.9 revised
		17	Figure 1.10 revised
		18	Table 1.13 revised
		19	Table 1.14 revised
		20	Figure 1.11 revised
		21	Figure 1.12 revised
		25	Table 1.18 revised
		26	Table 1.19 revised
		30	Figure 3.1 revised
		31	Table 4.1, Note 3 revised
		35	Table 4.5 revised
		41 to 44	Package Dimensions revised
1.00	Dec 21, 2010	All	"Preliminary" and "Under development" deleted
		2	Table 1.1 revised
		3	Tables 1.2 and 1.3 Note 2 revised
		4	Tables 1.4 and 1.5 Note 1 revised
		6	Table 1.7 revised
		7	Table 1.8 revised
		10	Table 1.11 and Figure 1.3 revised
		12	Figure 1.5 revised
		13	Figure 1.6 revised
		14	Figure 1.7 revised
		15	Figure 1.8 revised
		16	Figure 1.9 revised
		18	Table 1.13 revised
		19	Table 1.14 revised
		20	Figure 1.11 revised
		22	Table 1.15 revised
		23	Table 1.16 revised
		24	Table 1.17 revised
		25, 26	Tables 1.18 and 1.19 Pin Functions for R8C/LA5A Group added

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141