



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	56
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la68anfp-30

1.1.3 Specifications

Tables 1.6 to 1.8 list the specifications.

Table 1.6 Specifications (1)


Item	Function		Specification
CPU	Central processing unit		R8C CPU core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns ($f(XIN) = 20$ MHz, VCC = 2.7 V to 5.5 V) 125 ns ($f(XIN) = 8$ MHz, VCC = 1.8 V to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operating mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM/RAM Data flash		Refer to Tables 1.9 to 1.12 Product Lists.
Power Supply Voltage Detection	Voltage detection circuit		<ul style="list-style-type: none"> Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	R8C/LA3A Group	<ul style="list-style-type: none"> CMOS I/O ports: 26, selectable pull-up resistor (1) High current drive ports: 8
		R8C/LA5A Group	<ul style="list-style-type: none"> CMOS I/O ports: 44, selectable pull-up resistor (1) High current drive ports: 8
		R8C/LA6A Group	<ul style="list-style-type: none"> CMOS I/O ports: 56, selectable pull-up resistor (1) High current drive ports: 8
		R8C/LA8A Group	<ul style="list-style-type: none"> CMOS I/O ports: 72, selectable pull-up resistor (1) High current drive ports: 10
Clock	Clock generation circuits		4 circuits: XIN clock oscillation circuit XCIN clock oscillation circuit (32 kHz) High-speed on-chip oscillator (with frequency adjustment function) Low-speed on-chip oscillator <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Division ratio selectable from 1, 2, 4, 8, and 16 Low-power-consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode, power-off mode
		Real-time clock (timer RH)	
Interrupts		R8C/LA3A Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 13 (INT \times 5, key input \times 8) Priority levels: 7 levels
		R8C/LA5A Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 14 (INT \times 6, key input \times 8) Priority levels: 7 levels
		R8C/LA6A Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 16 (INT \times 8, key input \times 8) Priority levels: 7 levels
		R8C/LA8A Group	<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 16 (INT \times 8, key input \times 8) Priority levels: 7 levels
Watchdog Timer		<ul style="list-style-type: none"> 14 bits \times 1 (with prescaler) Selectable reset start function Selectable low-speed on-chip oscillator for watchdog timer 	

Note:

- No pull-up resistor is provided in the pins P5_4 to P5_6.

Table 1.12 Product List for R8C/LA8A Group**Current of Oct 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2LA84ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	N Version
R5F2LA84ANFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ANFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ANFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ANFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ANFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AANFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AANFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA8CANFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8CANFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA84ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	D Version
R5F2LA84ADFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ADFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ADFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ADFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ADFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AADFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AADFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA8CADFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8CADFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	

**Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/LA8A Group**

1.4 Pin Assignments

Figures 1.9 to 1.12 show pin assignments (top view). Tables 1.13 to 1.17 list the pin name information by pin number.




Figure 1.9 Pin Assignment (Top View) of PLQP0032GB-A Package

Table 1.13 Pin Name Information by Pin Number (R8C/LA3A Group, R8C/LA5A Group)(1)

Pin Number		Control Pin	Port	I/O Pin Functions for Peripheral Modules						
				Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, Comparator B	LCD drive Control Circuit
1	30		P8_5		TRCIOC/ (TRCIOB)	TXD0			AN1	
2	31		P8_4		TRCIOD/ (TRCIOB)	CLK0			AN0	
3	32	WKUP0								
4	1	VREF								
5	2	MODE								
6		XCIN								
7		XCOUT								
8	3	RESET								
9	4	XOUT (XCOUT) (2)	P9_1							
10	5	VSS/AVSS								
11	6	XIN (XCIN) (2)	P9_0							
12	7	VCC/AVCC								
13	8		P8_3		TRJ0IO		SSO	SDA		
14	9		P8_2		TRJ1IO		SSCK	SCL		
15	10		P8_1	INT3			SSI		IVCMP3 (3)	
16	11		P8_0	INT1			SCS		IVCMP1	
17	12		P5_6							VL3
18	13		P5_5							VL2
19	14		P5_4							VL1
20	15		P5_3	KI7						COM0
21	16		P5_2	KI6						SEG26/ COM1
22	17		P5_1	KI5						SEG25/ COM2
23	18		P5_0	KI4						SEG24/ COM3
24			P3_7							SEG23
25			P3_6							SEG22
26			P3_5							SEG21
27			P3_4							SEG20
28			P3_3							SEG19
29			P3_2							SEG18
30			P3_1							SEG17

Note:

1. The pin in parentheses can be assigned by a program.
2. Pins (XCOUT) and (XCIN) are not available in the R8C/LA5A Group.
3. The IVCMP3 pin is not available in the R8C/LA3A Group.




Figure 1.12 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages

Table 1.15 Pin Name Information by Pin Number (R8C/LA6A Group, R8C/LA8A Group)(1)

Pin Number		Control Pin	Port	I/O Pin Functions for Peripheral Modules						
				Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, Comparator B	LCD drive Control Circuit
1			P7_1		TRJ1O	(TXD2/SDA2/RXD2/SCL2)				
2		WKUP1	P7_0		TRJ2O	(CLK2)				
3	64		P8_7	INT2	TRB0O	(CTS2/RTS2)				
4	1	WKUP0								
5	2	VREF								
6	3	MODE								
7	4	XCIN								
8	5	XCOUT								
9	6	RESET								
10	7	XOUT	P9_1							
11	8	VSS/AVSS								
12	9	XIN	P9_0							
13	10	VCC/AVCC								
14	11		P8_6			(RXD0/RXD2/SCL2)				
15	12		P8_5			(TXD0/TXD2/SDA2)				
16	13		P8_4			(CLK0/CLK2)				
17	14		P8_3		(TRJ0IO)		SSO	SDA		
18	15		P8_2		(TRJ1IO)		SSCK	SCL		
19	16		P8_1	INT3			SSI		IVCMP3	
20	17		P8_0	INT1			SCS		IVCMP1	
21	18		P5_6							VL3
22	19		P5_5							VL2
23	20		P5_4							VL1
24	21		P5_3							COM0
25	22		P5_2							COM1
26	23		P5_1							COM2
27	24		P5_0							COM3
28	25		P4_7							SEG39/COMEXP
29	26		P4_6							SEG38
30			P4_5							SEG37

Note:

1. The pin in parentheses can be assigned by a program.

Table 1.19 Pin Functions for R8C/LA5A Group (2)

Item	Pin Name	I/O Type	Description
I ² C bus	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter.
A/D converter	AN0 to AN6	I	A/D converter analog input pins.
	ADTRG	I	AD external trigger input pin.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O ports	P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_6, P7_0 to P7_2, P8_0 to P8_7, P9_0, P9_1	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Port P8 can be used as LED drive ports.
Segment output	SEG0 to SEG26	O	LCD segment output pins.
Common output	COM0 to COM3, COMEXP	O	LCD common output pins.
LCD power supply	VL1	I	Apply the following voltage: $1 \text{ V} \leq VL1 \leq VCC$ and $VL1 \leq VL2$.
	VL2	I	Apply the following voltage: $VL2 \leq 5.5 \text{ V}$ and $VL1 \leq VL2 \leq VL3$.
	VL3	I	Apply the following voltage: $VL3 \leq 5.5 \text{ V}$ and $VL2 \leq VL3$.

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.4 SFR Information for R8C/LA5A Group (4) (1)

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh 000000XXb
00C1h			
00C2h	A/D Register 1	AD1	XXh 000000XXb
00C3h			
00C4h	A/D Register 2	AD2	XXh 000000XXb
00C5h			
00C6h	A/D Register 3	AD3	XXh 000000XXb
00C7h			
00C8h	A/D Register 4	AD4	XXh 000000XXb
00C9h			
00CAh	A/D Register 5	AD5	XXh 000000XXb
00CBh			
00CCh	A/D Register 6	AD6	XXh 000000XXb
00CDh			
00CEh	A/D Register 7	AD7	XXh 000000XXb
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh	A/D Control Register 2	ADCON2	00h
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h			
00E2h	Port P0 Direction Register	PD0	00h
00E3h			
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h			
00E9h	Port P5 Register	P5	XXh
00EAh			
00EBh	Port P5 Direction Register	PD5	00h
00ECb			
00EDh	Port P7 Register	P7	XXh
00EEh			
00EFh	Port P7 Direction Register	PD7	00h
00F0h	Port P8 Register	P8	XXh
00F1h	Port P9 Register	P9	XXh
00F2h	Port P8 Direction Register	PD8	00h
00F3h	Port P9 Direction Register	PD9	00h
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCb			
00FDh			
00FEh			
00FFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 5.5 Gain Amplifier Characteristics

($V_{SS} = 0 \text{ V}$ and $T_{OPR} = -20 \text{ to } 85^\circ\text{C}$ (N version)/ $-40 \text{ to } 85^\circ\text{C}$ (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V_{GAIN}	Gain amplifier operating range		0.4	—	$AV_{CC} - 1.0$	V
ϕ_{AD}	A/D conversion clock		1	—	5	MHz

Table 5.6 Comparator B Characteristics

($V_{CC} = 1.8 \text{ to } 5.5 \text{ V}$ and $T_{OPR} = -20 \text{ to } 85^\circ\text{C}$ (N version)/ $-40 \text{ to } 85^\circ\text{C}$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V_{REF}	I_{VREF1}, I_{VREF3} input reference voltage		0	—	$V_{CC} - 1.4$	V
V_I	I_{VCMP1}, I_{VCMP3} input voltage		-0.3	—	$V_{CC} + 0.3$	V
—	Offset		—	5	100	mV
t_d	Comparator output delay time (1)	$V_I = V_{REF} \pm 100 \text{ mV}$	—	—	1	μs
I_{CMP}	Comparator operating current	$V_{CC} = 5.0 \text{ V}$	—	12	—	μA

Note:

- When the digital filter is disabled.

5.1.4 DC Characteristics

**Table 5.18 DC Characteristics (1) [4.0 V ≤ V_{cc} ≤ 5.5 V]
(T_{opr} = –20 to 85 °C (N version)/ –40 to 85 °C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition			Standard			Unit	
					Min.	Typ.	Max.		
V _{OH}	Output "H" voltage	Port P8 (1)	V _{cc} = 5V	I _{OH} = –20 mA	V _{cc} – 2.0	–	V _{cc}	V	
		Other pins	V _{cc} = 5V	I _{OH} = –5 mA	V _{cc} – 2.0	–	V _{cc}	V	
V _{OL}	Output "L" voltage	Port P8 (1)	V _{cc} = 5V	I _{OL} = 20 mA	–	–	2.0	V	
		Other pins	V _{cc} = 5V	I _{OL} = 5 mA	–	–	2.0	V	
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT5, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRCTRG, TRCCLK, ADTRG, RXD0, CLK0, SSI, SCL, SDA, SSO RESET, WKUP0				0.05	0.5	–	V
					0.1	0.8	–	V	
I _{IH}	Input "H" current	VI = 5 V, V _{cc} = 5 V			–	–	5.0	μA	
I _{IL}	Input "L" current	VI = 0 V, V _{cc} = 5 V			–	–	–5.0	μA	
R _{PULLUP}	Pull-up resistance	VI = 0 V, V _{cc} = 5 V			20	40	80	kΩ	
R _{XIN}	Feedback resistance	XIN				–	2.0	–	MΩ
R _{XCIN}	Feedback resistance	XCIN				–	14	–	MΩ
V _{RAM}	RAM hold voltage	During stop mode			1.8	–	–	V	

Note:

1. This applies when the drive capacity of the output transistor is set to High by P8DRR register. When the drive capacity is set to Low, the value of any other pin applies.

5.1.5 AC Characteristics

**Table 5.24 Timing Requirements of Synchronous Serial Communication Unit (SSU)
(V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V, and T_{OPR} = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tSUCYC	SSCK clock cycle time		4	—	—	tcyc (1)
tH	SSCK clock "H" width		0.4	—	0.6	tsucyc
tL0	SSCK clock "L" width		0.4	—	0.6	tsucyc
tRISE	SSCK clock rising time	Master	—	—	1	tcyc (1)
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tcyc (1)
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tcyc (1)
tLEAD	SCS setup time	Slave	1tcyc + 50	—	—	ns
tLAG	SCS hold time	Slave	1tcyc + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1tcyc + 20	ns
tSA	SSI slave access time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tcyc + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tcyc + 200	ns
tOR	SSI slave out open time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tcyc + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f₁(s)




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

5.2 Electrical Characteristics (R8C/LA6A Group and R8C/LA8A Group)

5.2.1 Absolute Maximum Ratings

Table 5.30 Absolute Maximum Ratings

Symbol	Parameter		Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vi	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) (1)	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) (1)	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG39		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation		-40°C ≤ T _{opr} ≤ 85°C	500	mW
T _{opr}	Operating ambient temperature			-20 to 85 (N version)/ -40 to 85 (D version)	°C
T _{stg}	Storage temperature			-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.
2. The VL1 voltage should be VCC or below.

Table 5.34 Gain Amplifier Characteristics

($V_{SS} = 0 \text{ V}$ and $T_{opr} = -20 \text{ to } 85^\circ\text{C}$ (N version)/ $-40 \text{ to } 85^\circ\text{C}$ (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
VGAIN	Gain amplifier operating range		0.4	—	AVCC – 1.0	V
ϕ_{AD}	A/D conversion clock		1	—	5	MHz

Table 5.35 Comparator B Characteristics

($V_{CC} = 1.8 \text{ to } 5.5 \text{ V}$ and $T_{opr} = -20 \text{ to } 85^\circ\text{C}$ (N version)/ $-40 \text{ to } 85^\circ\text{C}$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Vref	IVREF1, IVREF3 input reference voltage		0	—	$V_{CC} - 1.4$	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	—	$V_{CC} + 0.3$	V
—	Offset		—	5	100	mV
td	Comparator output delay time (1)	$Vi = V_{ref} \pm 100 \text{ mV}$	—	—	1	μs
Icmp	Comparator operating current	$V_{CC} = 5.0 \text{ V}$	—	12	—	μA

Note:

- When the digital filter is disabled.

Table 5.36 Flash Memory (Program ROM) Characteristics

($V_{CC} = 1.8 \text{ to } 5.5 \text{ V}$ and $T_{opr} = 0 \text{ to } 60^\circ\text{C}$, unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (1)		10,000 (2)	—	—	times
—	Byte program time		—	80	—	μs
—	Block erase time	Internal ROM Capacity: 16 KB, 32 KB, 48 KB, 64 KB	—	0.12	—	s
		Internal ROM Capacity: 96 KB, 128 KB	—	0.2	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	$0.25 + \text{CPU clock} \times 3 \text{ cycles}$	ms
—	Time from suspend until erase restart		—	—	$30 + \text{CPU clock} \times 1 \text{ cycle}$	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		—	—	$30 + \text{CPU clock} \times 1 \text{ cycle}$	μs
—	Program, erase voltage		1.8	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time (6)	Ambient temperature = 85°C	10	—	—	year

Notes:

- Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n ($n = 1,000$), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.38 Voltage Detection 0 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (1)		1.8	1.90	2.05	V
	Voltage detection level V _{det0_1} (1)		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (1)		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (1)		3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time (3)	In operation	At the falling of V _{CC} from 5 V to (V _{det0_0} - 0.1) V		-	50
		In stop mode	At the falling of V _{CC} from 5 V to (V _{det0_0} - 0.1) V		-	100
-	Voltage detection circuit self power consumption	VCA25 = 1, V _{CC} = 5.0 V		-	1.5	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		-	-	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.39 Voltage Detection 1 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (1)	At the falling of V _{CC}	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (1)	At the falling of V _{CC}	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (1)	At the falling of V _{CC}	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (1)	At the falling of V _{CC}	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (1)	At the falling of V _{CC}	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (1)	At the falling of V _{CC}	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (1)	At the falling of V _{CC}	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (1)	At the falling of V _{CC}	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (1)	At the falling of V _{CC}	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (1)	At the falling of V _{CC}	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (1)	At the falling of V _{CC}	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (1)	At the falling of V _{CC}	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (1)	At the falling of V _{CC}	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (1)	At the falling of V _{CC}	3.90	4.15	4.45	V
	Voltage detection level V _{det1_E} (1)	At the falling of V _{CC}	4.05	4.30	4.60	V
	Voltage detection level V _{det1_F} (1)	At the falling of V _{CC}	4.20	4.45	4.75	V
-	Hysteresis width at the rising of V _{CC} in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	-	0.07	-	V
		V _{det1_6} to V _{det1_F} selected	-	0.10	-	V
-	Voltage detection 1 circuit response time (2)	In operation	At the falling of V _{CC} from 5 V to (V _{det1_0} - 0.1) V		-	60
		In stop mode	At the falling of V _{CC} from 5 V to (V _{det1_0} - 0.1) V		-	250
-	Voltage detection circuit self power consumption	VCA26 = 1, V _{CC} = 5.0 V		-	1.7	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		-	-	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

5.2.4 DC Characteristics

**Table 5.47 DC Characteristics (1) [4.0 V ≤ V_{cc} ≤ 5.5 V]
(T_{opr} = –20 to 85°C (N version)/ –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition			Standard			Unit	
					Min.	Typ.	Max.		
V _{OH}	Output "H" voltage	Port P7_0, P7_1, P8 (1)	V _{cc} = 5V	I _{OH} = –20 mA	V _{cc} – 2.0	–	V _{cc}	V	
		Other pins	V _{cc} = 5V	I _{OH} = –5 mA	V _{cc} – 2.0	–	V _{cc}	V	
V _{OL}	Output "L" voltage	Port P7_0, P7_1, P8 (1)	V _{cc} = 5V	I _{OL} = 20 mA	–	–	2.0	V	
		Other pins	V _{cc} = 5V	I _{OL} = 5 mA	–	–	2.0	V	
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, K10, K11, K12, K13, K14, K15, K16, K17, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRJ2IO, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO				0.05	0.5	–	V
		RESET, WKUP0				0.1	0.8	–	V
I _{IH}	Input "H" current	VI = 5 V, V _{cc} = 5 V			–	–	5.0	μA	
I _{IL}	Input "L" current	VI = 0 V, V _{cc} = 5 V			–	–	–5.0	μA	
R _{PULLUP}	Pull-up resistance	VI = 0 V, V _{cc} = 5 V			20	40	80	kΩ	
R _{TXIN}	Feedback resistance	XIN				–	2.0	–	MΩ
R _{XCIN}	Feedback resistance	XCIN				–	14	–	MΩ
V _{RAM}	RAM hold voltage	During stop mode			1.8	–	–	V	

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.49 DC Characteristics (3) [2.7 V ≤ V_{cc} < 4.0 V]
(T_{opr} = –20 to 85°C (N version)/ –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	Output "H" voltage	Port P7_0, P7_1, P8 (1)	I _{OH} = –5 mA	V _{cc} – 0.5	–	V _{cc} V	
		Other pins	I _{OH} = –1 mA	V _{cc} – 0.5	–	V _{cc} V	
V _{OL}	Output "L" voltage	Port P7_0, P7_1, P8 (1)	I _{OL} = 5 mA	–	0.5	V	
		Other pins	I _{OL} = 1 mA	–	0.5	V	
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRJ2IO, TRCTRG, TRCCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0		0.05	0.4	–	V
				0.1	0.8	–	V
I _{IH}	Input "H" current	VI = 3 V, V _{cc} = 3 V	–	–	5.0	μA	
I _{IL}	Input "L" current	VI = 0 V, V _{cc} = 3 V	–	–	–5.0	μA	
R _{PULLUP}	Pull-up resistance	VI = 0 V, V _{cc} = 3 V	25	80	140	kΩ	
R _{RXIN}	Feedback resistance	XIN	–	2.0	–	MΩ	
R _{RXCIN}	Feedback resistance	XCIN	–	14	–	MΩ	
V _{RAM}	RAM hold voltage	During stop mode	1.8	–	–	V	

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 5.57 Timing Requirements of Serial Interface
($V_{ss} = 0$ V and $T_{opr} = -20$ to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{cc} = 2.2\text{V}, T_{opr} = 25^\circ\text{C}$		$V_{cc} = 3\text{V}, T_{opr} = 25^\circ\text{C}$		$V_{cc} = 5\text{V}, T_{opr} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{c(CK)}$	CLK <i>i</i> input cycle time	800	—	300	—	200	—	ns	
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	400	—	150	—	100	—	ns	
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	400	—	150	—	100	—	ns	
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	—	80	—	50	ns	
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	0	—	0	—	ns	
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	70	—	50	—	ns	
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	90	—	90	—	ns	



 $i = 0, 2$ **Figure 5.21 Input and Output Timing of Serial Interface**

Table 5.58 Timing Requirements of External Interrupt $\overline{\text{INT}}_i$ ($i = 0$ to 7) and Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0$ to 7)
($V_{ss} = 0$ V and $T_{opr} = -20$ to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{cc} = 2.2\text{V}, T_{opr} = 25^\circ\text{C}$		$V_{cc} = 3\text{V}, T_{opr} = 25^\circ\text{C}$		$V_{cc} = 5\text{V}, T_{opr} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{w(INL)}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 ⁽¹⁾	—	380 ⁽¹⁾	—	250 ⁽¹⁾	—	ns	
$t_{w(INL)}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 ⁽²⁾	—	380 ⁽²⁾	—	250 ⁽²⁾	—	ns	

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.

**Figure 5.22 Input Timing of External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$**