



Welcome to **E-XFL.COM** 

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	56
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la68anfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Programmable I/O Ports Provided for Each Group (R8C/LA3A Group, R8C/LA5A Group)

Programmable I/O Port	R8C/LA3A Group Total: 26 I/O pins						R8C/LA5A Group Total: 44 I/O pins									
I/O FOIL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P3	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P5	_	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓
P7	_	_	_	_	_	_	✓	_	_	_	_	_	_	✓	✓	✓
P8	✓	✓	✓	✓	✓	<b>√</b>	✓	✓	<b>√</b>	✓	✓	<b>√</b>	<b>√</b>	✓	✓	✓
P9	_	—	_	_	—	_	✓	✓	_	—	_	_	_	_	<b>√</b>	✓

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "—" indicates the settings should be made as follows:
  - Set 0 to the corresponding bits in the PDi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the Pi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.

Table 1.3 Programmable I/O Ports Provided for Each Group (R8C/LA6A Group, R8C/LA8A Group)

Programmable I/O Port	R8C/LA6A Group Total: 56 I/O pins							R8C/LA8A Group Total: 72 I/O pins								
I/O FOIL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P1	✓	✓	✓	✓	✓	✓	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P2	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P3	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
P4	✓	✓	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓	✓
P5	_	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓
P6	✓	✓	✓	✓	✓	✓	✓	_	✓	✓	✓	✓	✓	✓	✓	✓
P7	_	_	_	_	_	_	_	_	_	✓	✓	✓	✓	✓	✓	✓
P8	✓	✓	✓	✓	<b>√</b>	<b>√</b>	✓	✓	✓	✓	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>	✓	✓
P9		_	_	_	_	_	✓	✓	_	_	_	_	_	_	✓	✓

- 1. The symbol "√" indicates a programmable I/O port.
- 2. The symbol "—" indicates the settings should be made as follows:
  - Set 0 to the corresponding bits in the PDi (i = 1, 4 to 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the Pi (i = 1, 4 to 7, 9) register. When read, the content is 0.
  - Set 0 to the corresponding bits in the P7DRR register. When read, the content is 0.




Figure 1.7 Block Diagram of R8C/LA6A Group

# 3. Memory

Figure 3.1 shows a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated higher addresses, beginning with address 03000h.

For example, two 1-Kbyte internal ROM (data flash) areas are allocated addresses 03000h to 037FFh. Two 2-Kbyte internal RAM (data flash) areas are allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 3.5-Kbyte internal RAM area is allocated addresses 00400h to 011FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

SFR Information for R8C/LA5A Group (2) (1) Table 4.2

003Bh 003Ch 003Dh 003Eh 003Fh 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	Voltage Monitor 2 Circuit Control Register  Flash Memory Ready Interrupt Control Register  INT7 Interrupt Control Register  INT5 Interrupt Control Register	FMRDYIC	10000010b XXXXX000b
003Bh 003Ch 003Dh 003Eh 003Fh 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	Flash Memory Ready Interrupt Control Register  INT7 Interrupt Control Register		XXXXX000b
003Dh 003Eh 003Fh 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah	INT7 Interrupt Control Register		XXXXX000b
003Eh 003Fh 0040h 0041h 0042h 0043h 0043h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXX000b
003Eh 003Fh 0040h 0041h 0042h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXX000b
003Fh 0040h 0041h 0042h 0043h 0043h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXX000b
0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXX000b
0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXX000b
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	INT7 Interrupt Control Register		XXXXVVVV
0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	<u> </u>	INT7IC	
0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch	<u> </u>	LIN17IC	
0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch	INT5 Interrupt Control Register		XX00X000b
0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch	INT5 Interrupt Control Register		
0047h 0048h 0049h 004Ah 004Bh 004Ch		INT5IC	XX00X000b
0048h 0049h 004Ah 004Bh 004Ch			
0049h 004Ah 004Bh 004Ch	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004Ah 004Bh 004Ch			
004Bh 004Ch			
004Bh 004Ch	Timer RH Interrupt Control Register	TRHIC	XXXXX000b
004Ch			
CICIZII 1b	Key Input Interrupt Control Register	KUPIC	XXXXX000b
	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
		SSUIC/IICIC	XXXXX000b
	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	33010/11010	^^^^^
0050h	TARTO TO THE PART OF THE PART	0.5	200007
	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
	Timer RJ0 Interrupt Control Register	TRJ0IC	XXXXX000b
	Timer RB1 Interrupt Control Register	TRB1IC	XXXXX000b
0058h	Timer RB0 Interrupt Control Register	TRB0IC	XXXXX000b
	INT1 Interrupt Control Register	INT1IC	XX00X000b
0053h	INT3 Interrupt Control Register	INT3IC	XX00X000b
005AII	Times D.M. Interrupt Control Devister	TRJ1IC	
	Timer RJ1 Interrupt Control Register	TRUTIC	XXXXX000b
005Ch			
	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h		1.05/2	2000000
	LCD Interrupt Control Register	LCDIC	XXXXX000b
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			-
0071h	Voltage monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
	Voltage monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0073h	voltage monitor 2 interrupt Control Neglatel	VOIVIFZIO	^^^^0
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			-
			-
007Eh			i

X: Undefined

Blank spaces are reserved. No access is allowed.
 Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information for R8C/LA8A Group (7) (1) **Table 4.16** 

ddress	Register	Symbol	After Reset
0180h	Timer RJ Pin Select Register	TRJSR	00h
0181h	Timer RB Pin Select Register	TRBSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	Ť · · · · · · · · · · · · · · · · · · ·		
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Timer RH Second Interrupt Control Register	TRHICR	X0XXXXXXb
TODII	Timer KH Second interrupt Control Register	THE	00000001b (3)
04056	INT Intervent Input Die Coloct Degister	INTOD	
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR/ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
	33 Receive Data Register H (-)	SSCRH/ICCR1	00h
0198h	SS Control Register H / IIC bus Control Register 1 (2)		
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER/ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR/ICSR	00h/0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh	33 Mode Register 27 Stave Address Register (=)	CONTRACTOR IN	0011
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh	<u> </u>		+
01ACh	+		1
01ADh	+		
01AEh			
01AFh	<del> </del>		
01B0h	<del> </del>		
01B1h			400001/001
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	000000X0b
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h	†		
01B8h	†		
01B9h	+		1
	+		+
11RAh			+
01BAh			
01BBh			
01BBh 01BCh			
01BBh			

X: Undefined

- 1. Blank spaces are reserved. No access is allowed.
- Selectable by the IICSEL bit in the SSUIICSR register.
   This is the reset value after reset by RTCRST bit in TRHCR register.

Table 5.7 Flash Memory (Program ROM) Characteristics (VCC = 1.8 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.)

Symbol	Parameter	Conditions		Sta	ndard	Unit
			Min.	Тур.	Max.	Uniii
_	Program/erase endurance (1)		10,000 (2)	-	-	times
-	Byte program time		-	80	-	μS
_	Block erase time		_	0.12	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	0.25 + CPU clock × 3 cycles	ms
_	Time from suspend until erase restart		-	_	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		1.8	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (6)	Ambient temperature = 85 °C	10	_	_	year

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.8 Flash Memory (Data flash Block A and Block B) Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr}$  = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Cymahal	Doromotor	Conditions		Sta	andard	Lloit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	-	-	time s
-	Byte program time (program/erase endurance ≤ 10,000 times)		_	150	-	μ\$
-	Block erase time (program/erase endurance ≤ 10,000 times)		_	0.05	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms
_	Time from suspend until erase restart		_	-	30 + CPU clock × 1 cycle	μ\$
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		1.8	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 <sup>(6)</sup>	-	85	°C
_	Data hold time (7)	Ambient temperature = 85 °C	10	_	-	year

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. -40 °C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.13 High-speed On-Chip Oscillator Circuit Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V - 20 °C ≤ Topr ≤ 85 °C	19.2	20	20.8	MHz
		Vcc = 1.8 V to 5.5 V - 40 °C ≤ Topr ≤ 85 °C	19.0	20	21.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V - 20 °C ≤ Topr ≤ 85 °C	17.694	18.432	19.169	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(1)</sup>	Vcc = 1.8 V to 5.5 V - 40 °C ≤ Topr ≤ 85 °C	17.510	18.432	19.353	MHz
_	Oscillation stability time		-	5	30	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	530	_	μΑ

Table 5.14 Low-speed On-Chip Oscillator Circuit Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard				
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit		
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz		
_	Oscillation stability time		_	_	35	μS		
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	_	μΑ		
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz		
_	Oscillation stability time		_	-	35	μS		
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	_	μΑ		

Table 5.15 Power Supply Circuit Characteristics (VCC = 1.8 to 5.5 V, Vss = 0 V, and Topr = 25 °C, unless otherwise specified.)

Symbol	Parameter	Condition	Ç	Standard	d l	Unit
Symbol	Falametel	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(1)</sup>		ı	I	2000	μS

<sup>1.</sup> This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

<sup>1.</sup> Waiting time until the internal power supply generation circuit stabilizes during power-on.

# 5.1.4 DC Characteristics

Table 5.18 DC Characteristics (1) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol		Parameter	Co	ondition		Sta	andard		Unit
Symbol		Parameter		maillon		Min.	Тур.	Max.	Uniii
Vон	Output "H"	voltage	Port P8 <sup>(1)</sup>	Vcc = 5V	lон = −20 mA	Vcc - 2.0	_	Vcc	V
			Other pins	Vcc = 5V	lон = −5 mA	Vcc - 2.0	_	Vcc	V
Vol	Output "L" \	/oltage	Port P8 (1)	Vcc = 5V	IoL = 20 mA	-	_	2.0	V
			Other pins	Vcc = 5V	IoL = 5 mA	-	_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT5, INT7, KIO, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJOIO, TRJ1IO, TRCTRG, TRCCLK, ADTRG, RXD0, CLK0, SSI, SCL, SDA, SSO				0.05	0.5	-	>
I	I.a.a 4 (1) 12 a.	RESET, WKUP0	\/I			_			
IIH	Input "H" cu		VI = 5 V, Vcc = 5 V			_	_	5.0	μA
lıL	Input "L" cu		VI = 0 V, Vcc = 5 V			_	-	-5.0	μΑ
RPULLUP	Pull-up resi		VI = 0 V, $Vcc = 5 V$			20	40	80	kΩ
RfXIN	Feedback resistance	XIN				_	2.0	_	ΜΩ
Rfxcin	Feedback resistance	XCIN				_	14	-	ΜΩ
VRAM	RAM hold v	roltage	During stop mode			1.8	_	_	V

<sup>1.</sup> This applies when the drive capacity of the output transistor is set to High by P8DRR register. When the drive capacity is set to Low, the value of any other pin applies.

# 5.2.3 Peripheral Function Characteristics

Table 5.32 A/D Converter Characteristics (Vcc/AVcc = Vref = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

C: male al	Danamata		Come	litions		Standard		Unit
Symbol	Paramete	<b>9</b> F	Cond	litions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC		_	_	10	Bit
-	Absolute accuracy (2)	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN11 input	_	_	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN11 input	-	_	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	1	_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V AN0 to AN11 input		1	_	±2	LSB
			Vref = AVCC = 2.2 V	Vref = AVCC = 2.2 V AN0 to AN11 input		_	±2	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	1	_	±2	LSB
φAD	A/D conversion clock		4.0 ≤ Vref = AVcc ≤ 5	.5 V <sup>(1)</sup>	1	_	20	MHz
			$3.2 \le Vref = AVCC \le 5$	.5 V <sup>(1)</sup>	1	_	16	MHz
			$2.7 \le Vref = AVCC \le 5$	.5 V <sup>(1)</sup>	1	_	10	MHz
			1.8 ≤ Vref = AVCC ≤ 5	1	_	8	MHz	
_	Tolerance level impedance	се			_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	_	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	_	_	ms
tsamp	Sampling time		φAD = 20 MHz		0.8	_	_	μS
<b>I</b> Vref	Vref current		Vcc = 5 V, XIN = f1 = φAD = 20 MHz		-	45	_	μΑ
Vref	Reference voltage				1.8	_	AVcc	V
VIA	Analog input voltage (3)				0	_	Vref	V
OCVREF	On-chip reference voltage	е	2 MHz ≤ φAD ≤ 4 MH	lz	1.53	1.70	1.87	V

- The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion
- 2. This applies when the peripheral functions are stopped.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.33 Temperature Sensor Characteristics (VSS = 0 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
Vтмр	Temperature sensor output voltage	1.8 V $\leq$ Vref = AVcc $\leq$ 5.5 V $\phi$ AD = 1.0 MHz to 5.0 MHz Ambient temperature = 25 °C	550	600	650	mV
_	Temperature coefficient	$1.8 \text{ V} \leq \text{Vref} = \text{AVcc} \leq 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz Ambient temperature = 25 °C	-	-2.1	_	mV/°C
_	Start-up time	1.8 V ≤ Vref = AVcc ≤ 5.5 V φAD = 1.0 MHz to 5.0 MHz	_	-	200	μS
Ітмр	Operating current	1.8 V ≤ Vref = AVcc ≤ 5.5 V φAD = 1.0 MHz to 5.0 MHz	_	100	_	μΑ

Table 5.37 Flash Memory (Data flash Block A and Block B) Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Parameter	Conditions		Sta	ndard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	_	-	times
-	Byte program time (program/erase endurance ≤ 10,000 times)		_	150	-	μS
-	Block erase time (program/erase endurance ≤ 10,000 times)	Internal ROM Capacity: 1 KB x 2	_	0.05	1	S
		Internal ROM Capacity: 2 KB x 2	_	0.055	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		_	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		_	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 (6)	_	85	°C
_	Data hold time <sup>(7)</sup>	Ambient temperature = 85 °C	10	-	-	year

- 1. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.13 Time delay until Suspend

Table 5.40 Voltage Detection 2 Circuit Characteristics (Vcc = 1.8 to 5.5 V and  $T_{opr} = -20$  to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Parameter		Condition	;	Standard	ł	Unit V V μs μs
Symbol	Farameter		Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0 (1)	At the falling of	f Vcc	3.70	4.0	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			-	0.10	1	V
_	Voltage detection 2 circuit response time (2)	In operation	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
		In stop mode	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	200	500	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, V	cc = 5.0 V	-	1.7	1	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (3)			-	-	100	μS


- 1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.41 Power-on Reset Circuit Characteristics <sup>(1)</sup>
(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard		Unit
Symbol	Symbol Parameter	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient		0	_	50000	mV/ms

## Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit in the User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.14 Power-on Reset Circuit Characteristics

**Table 5.48** DC Characteristics (2) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to  $85^{\circ}$ C (N version)/ -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

	mbol Parameter	S	tanda	rd										
Symbol	Parameter				·		CPU Clock		Ot	her	Min.	Тур.	Max	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting				(3)	•	
Icc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-			-	4.7	10	mΑ
	supply	speed	16 MHz	Off	Off	125 kHz	No division	-			_	3.9	8	mΑ
	current (1)	clock mode	10 MHz	Off	Off	125 kHz	No division	-			-	2.3	_	mΑ
		modo	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory Program oper Module stand enabled	ation on RAM	-	3.1	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-			_	1.8	_	mΑ
			16 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.5	-	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.0	_	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	-			-	5.0	11	mΑ
		speed	Off	Off	20 MHz	125 kHz	Divide-by-8	-			-	2.1	_	mΑ
		on-chip oscillator mode	Off	Off	4 MHz	125 kHz		MSTCR0 = BEh MSTCR1 = 3Fh			-	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0			-	110	320	μА
		on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			-	63	220	μА
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	60	220	μΑ
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory Program oper		-	46	_	μА
		Wait Off Off Off 125 kHz		125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT executed Peripheral clo		-	9.0	50	μА		
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT executed Peripheral clo		-	2.8	33	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	LCD drive control circuit <sup>(4)</sup> When external division resistors are used	_	4.6	_	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT executed Peripheral clo Timer RH ope time clock mo	ck off eration in real-	_	2.4	_	μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clo	ck off	_	0.5	2.2	μА
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clo	Peripheral clock off  Power-off 0		1.2	-	μА
		Power- off mode	Off	Off	Off	Off	-	_	Power-off 0 Topr = 25°C			0.01	0.1	μА
			Off	Off	Off	Off	-	=	Power-off 0 Topr = 85°C		-	0.03	-	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C		-	1.8	6.4	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C		-	2.7	-	μА

- Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

**Table 5.50** DC Characteristics (4) [2.7  $V \le Vcc < 4.0 V$ ] (Topr = -20 to  $85^{\circ}$ C (N version)/ -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

		Ī					0 1141				l .		
Symbol	Parameter		Oscill Cire	lation cuit		-Chip cillator	Condition	Low-Power-	011		tanda Typ.		Unit
			XIN (2)	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	(3)		
Icc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	mΑ
	supply	speed	10 MHz	Off	Off	125 kHz	No division	-		-	2.3	6	mΑ
	current (1)	clock mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	-	2.9	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		_	1.8	_	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		_	1.0	_	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	_		_	5.0	11	mΑ
		speed	Off	Off	20 MHz		Divide-by-8	_		_	2.1	_	mA
		on-chip	Off	Off	10 MHz		No division	_		-	2.9	_	mA
		oscillator mode	Off	Off	10 MHz		Divide-by-8	_		-	1.5	-	mA
		mode											
			Off	Off	4 MHz		Divide-by-16	MSTCR1 = 3Fh		_	0.9	-	mA
		Low- speed on-chip	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0 FMR27 = 1		_	106	300	μΑ
		oscillator mode	Oii	Oil	Off	125 kHz	Divide-by-8	VCA20 = 0		_	54	200	μА
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μА
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μА
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μА
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	2.5	31	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	_	3.1	_	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	-	1.7	-	μА
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	0.5	2.2	μА
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	1.2	_	μА
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C	-	0.01	0.1	μА
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C		0.02	-	μА
			Off	32 kHz	Off	Off		Power-off 2 Topr = 25°C	-	1.3	4.5	μА	
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C	-	2.2	-	μА

- Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss.
  XIN is set to square wave input.
  Vcc = 3.0 V
  VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

**Table 5.52** DC Characteristics (6) [1.8  $V \le Vcc < 2.7 V$ ] (Topr = -20 to  $85^{\circ}$ C (N version)/ -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

		i	Osoil	lation	On	Chip	Condition	) 	1		5	tanda	ra					
Symbol	Parameter			cuit	Osc	illator Low-	CPU Clock	Low-Power- Consumption	Ot	her	Min.	Typ.	Max	Uni				
			XIN (2)	XCIN	High- Speed	Speed		Setting				(3)	•					
Icc	Power supply	High- speed	8 MHz	Off	Off		No division	-			_	2.1	-	m/				
	current (1)	clock mode	8 MHz	Off	Off		Divide-by-8	_			_	0.9	_	mA				
		High- speed	Off	Off	5 MHz		No division	-			-	1.8	5	mA				
		on-chip oscillator mode	Off	Off	5 MHz 4 MHz		Divide-by-8 Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh			-	0.9	-	mA mA				
		Low- speed	Off	Off	Off	125 kHz	No division	VCA20 = 0			-	106	300	μА				
		on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			-	54	200	μА				
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	54	200	μА				
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory of Program operation		-	36	_	μА				
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT in executed Peripheral clock		-	9.0	50	μА				
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT ir executed Peripheral clock		-	2.5	31	μА				
						-	Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	LCD drive control circuit (4) When external division resistors are used	_	2.4	_	μА
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT in executed Peripheral clock Timer RH opera time clock mode	k off ation in real-	-	1.7	-	μА				
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off  Topr = 85°C Peripheral clock off		-	0.5	2.2	μА				
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1			-	1.2	_	μА				
		Power- off mode	Off	Off	Off	Off	-	-	- Power-off 0 Topr = 25°C - Power-off 0 Topr = 85°C	-	0.01	0.1	μА					
			Off	Off	Off	Off	-	-			-	0.02	-	μА				
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C		-	1.2	4	μА				
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C		-	2	-	μА				

# Notes: 1. 2. 3. 4.

Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input.
Vcc = 2.2 V
VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

# 5.2.5 AC Characteristics

Table 5.53 Timing Requirements of Synchronous Serial Communication Unit (SSU) (VCC = 1.8 to 5.5 V, Vss = 0 V, and  $T_{opr} = -20$  to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromoto		Conditions		Stand	ard	l loit
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	Э		4	-	-	tcyc (1)
tHI	SSCK clock "H" width			0.4	1	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		-	_	1	tcyc (1)
	time	Slave		-	1	1	μS
tFALL	SSCK clock falling	Master		-	-	1	tcyc (1)
	time	Slave		-	-	1	μS
tsu	SSO, SSI data input s	etup time		100	1	_	ns
tH	SSO, SSI data input h	old time		1	-	_	tcyc (1)
tLEAD	SCS setup time	Slave		1tcyc + 50	1	_	ns
tlag	SCS hold time	Slave		1tcyc + 50	-	_	ns
top	SSO, SSI data output	delay time		_	-	1tcyc + 20	ns
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_	-	1.5tcyc + 200	ns

Note:

1. 1 tcyc = 1/f1(s)

Table 5.54 Timing Requirements of I<sup>2</sup>C bus Interface (1) (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromotor	Condition	Sta	andard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
tscl	SCL input cycle time		12tcyc + 600 (1)	_	-	ns
tsclh	SCL input "H" width		3tcyc + 300 (1)	_	-	ns
tscll	SCL input "L" width		5tcyc + 500 (1)	_	_	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc (1)	ns
tBUF	SDA input bus-free time		5tcyc (1)	_	_	ns
tstah	Start condition input hold time		3tcyc (1)	_	_	ns
tstas	Retransmit start condition input setup time		3tcyc (1)	_	_	ns
tstop	Stop condition input setup time		3tcyc (1)	_	-	ns
tsdas	Data input setup time		1tcyc + 40 (1)	_	-	ns
tsdah	Data input hold time		10	_	_	ns

1. 1 tcyc = 1/f1(s)




Figure 5.18 I/O Timing of I<sup>2</sup>C bus Interface

Table 5.55 Timing Requirements of External Clock Input (XIN, XCIN) (Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

				Stan	ıdard			
Symbol	Parameter	$Vcc = 2.2V$ , $Topr = 25^{\circ}C$		$Vcc = 3V$ , $Topr = 25^{\circ}C$		Vcc = 5V, 7	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	-	50	_	50	_	ns
twh(xin)	XIN input "H" width	90	-	24	_	24	_	ns
tWL(XIN)	XIN input "L" width	90	-	24	_	24	_	ns
tc(XCIN)	XCIN input cycle time	20	-	20	_	20	_	μS
twh(xcin)	XCIN input "H" width	10	-	10	-	10	-	μS
twl(xcin)	XCIN input "L" width	10	-	10	_	10	_	μS




Figure 5.19 External Clock Input Timing

Table 5.56 Timing Requirements of TRJiIO (i = 0 to 2) (Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

				Stan	dard			
Symbol	Parameter	Vcc = 2.2V,	Topr = 25°C	Vcc = 3V, 7	Γopr = 25°C	Vcc = 5V, 7	Γopr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJiIO input cycle time	500	_	300	_	100	-	ns
twh(trjio)	TRJiIO input "H" width	200	_	120	_	40	-	ns
tWL(TRJIO)	TRJiIO input "L" width	200	-	120	-	40	_	ns




Figure 5.20 Input Timing of TRJilO

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

## 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

## 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

## 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

## 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



## SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141