



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	72
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la84anfa-v0

1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Tables 1.2 and 1.3 list the Programmable I/O Ports Provided for Each Group, and Tables 1.4 and 1.5 list the LCD Display Function Pins Provided for Each Group.

Figures 1.9 to 1.12 show the pin assignment for each group, and Tables 1.9 to 1.12 list product information.

The explanations in the chapters which follow apply to the R8C/LA8A Group only. Note the differences shown below.

Table 1.1 Differences between Groups

Item	Function	R8C/LA3A Group	R8C/LA5A Group	R8C/LA6A Group	R8C/LA8A Group
I/O Ports	Programmable I/O ports	26 pins	44 pins	56 pins	72 pins
	High current drive ports	8 pins	8 pins	8 pins	10 pins
Interrupts	$\overline{\text{INT}}$ interrupt pins	5 pins	6 pins	8 pins	8 pins
Timer RJ	Timer RJ0 output pin	None	None	None	1 pin
	Timer RJ1 output pin	None	None	None	1 pin
	Timer RJ2 I/O pin	None	None	None	1 pin
	Timer RJ2 output pin	None	None	None	1 pin
Timer RH	Timer RH output pin	None	1 pin	1 pin	1 pin
Serial interface	UART2	None	None	1 pin	1 pin
A/D Converter	Analog input pins	5 pins	7 pins	8 pins	12 pins
LCD Drive Control Circuit	Segment output pins	Max. 11 pins	Max. 27 pins	Max. 32 pins	Max. 40 pins
Comparator B	Analog input voltage	1 pin	2 pins	2 pins	2 pins
	Reference input voltage	1 pin	2 pins	2 pins	2 pins
Clock	XCIN pin	Shared with XIN pin	Dedicated pin	Dedicated pin	Dedicated pin
	XCOUT pin	Shared with XOUT pin	Dedicated pin	Dedicated pin	Dedicated pin
Packages		32-pin LQFP	52-pin LQFP	64-pin LQFP	80-pin LQFP

Note:


1. I/O ports are shared with I/O functions, such as interrupts or timers.
Refer to Tables 1.13 to 1.17, Pin Name Information by Pin Number, for details.

Table 1.7 Specifications (2)

Item	Function		Specification		
Timer	Timer RB0, Timer RB1		8 bits × 2 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode		
	Timer RC		16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin)		
	Timer RH		Real-time clock mode (counting of seconds, minutes, hours, day of the week, date, month, year), output compare mode		
	Timer RJ0 Timer RJ1 Timer RJ2	R8C/LA3A Group R8C/LA5A Group R8C/LA6A Group	Timer RJ0, Timer RJ1	16 bits × 2	Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
		R8C/LA8A Group	Timer RJ0, Timer RJ1, Timer RJ2	16 bits × 3	
Serial Interface	UART0		1 channel Clock synchronous serial I/O/UART		
	UART2		1 channel Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function		
Synchronous Serial Communication Unit (SSU)			1 (shared with I ² C-bus)		
I ² C bus			1 (shared with SSU)		
A/D Converter		R8C/LA3A Group	10-bit resolution × 5 channels, including sample and hold function, with sweep mode, temperature sensor included (measurement temperature range: –20 to 85 °C (N version)/ –40 to 85 °C (D version))		
		R8C/LA5A Group	10-bit resolution × 7 channels, including sample and hold function, with sweep mode, temperature sensor included (measurement temperature range: –20 to 85 °C (N version)/ –40 to 85 °C (D version))		
		R8C/LA6A Group	10-bit resolution × 8 channels, including sample and hold function, with sweep mode, temperature sensor included (measurement temperature range: –20 to 85 °C (N version)/ –40 to 85 °C (D version))		
		R8C/LA8A Group	10-bit resolution × 12 channels, including sample and hold function, with sweep mode, temperature sensor included (measurement temperature range: –20 to 85 °C (N version)/ –40 to 85 °C (D version))		
Comparator B		R8C/LA3A Group	1 circuit (comparator B1)		
		R8C/LA5A Group R8C/LA6A Group R8C/LA8A Group	2 circuits (comparator B1, comparator B3)		

Table 1.10 Product List for R8C/LA5A Group**Current of Oct 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2LA52ANFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	N Version
R5F2LA54ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA56ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA58ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0052JA-A	
R5F2LA52ADFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	D Version
R5F2LA54ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA56ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA58ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0052JA-A	

**Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/LA5A Group**

1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/LA3A Group. Figure 1.6 shows a Block Diagram of R8C/LA5A Group. Figure 1.7 shows a Block Diagram of R8C/LA6A Group. Figure 1.8 shows a Block Diagram of R8C/LA8A Group.




Figure 1.5 Block Diagram of R8C/LA3A Group




Figure 1.7 Block Diagram of R8C/LA6A Group

1.4 Pin Assignments

Figures 1.9 to 1.12 show pin assignments (top view). Tables 1.13 to 1.17 list the pin name information by pin number.




Figure 1.9 Pin Assignment (Top View) of PLQP0032GB-A Package




Figure 1.10 Pin Assignment (Top View) of PLQP0052JA-A Package

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

Table 4.19 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
FFDFh	ID1		(Note 2)
FFE3h	ID2		(Note 2)
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
FFF7h	ID6		(Note 2)
FFFBh	ID7		(Note 2)
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.




Figure 5.1 Ports P0, P2, P3, P5_0 to P5_6, P7_0 to P7_2, P8, and P9_0 to P9_1 Timing Measurement Circuit

Table 5.9 Voltage Detection 0 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = –20 to 85 °C (N version)/ –40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} (1)			1.8	1.90	2.05	V
	Voltage detection level V _{det0_1} (1)			2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} (1)			2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} (1)			3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	In operation	At the falling of V _{CC} from 5 V to (V _{det0_0} – 0.1) V	—	50	500	μs
		In stop mode	At the falling of V _{CC} from 5 V to (V _{det0_0} – 0.1) V	—	100	500	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, V _{CC} = 5.0 V		—	1.5	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts (2)			—	—	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.10 Voltage Detection 1 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = –20 to 85 °C (N version)/ –40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
				Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} (1)	At the falling of V _{CC}		2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} (1)	At the falling of V _{CC}		2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} (1)	At the falling of V _{CC}		2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} (1)	At the falling of V _{CC}		2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} (1)	At the falling of V _{CC}		2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} (1)	At the falling of V _{CC}		2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} (1)	At the falling of V _{CC}		2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} (1)	At the falling of V _{CC}		3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} (1)	At the falling of V _{CC}		3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} (1)	At the falling of V _{CC}		3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} (1)	At the falling of V _{CC}		3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} (1)	At the falling of V _{CC}		3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} (1)	At the falling of V _{CC}		3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} (1)	At the falling of V _{CC}		3.90	4.15	4.45	V
	Voltage detection level V _{det1_E} (1)	At the falling of V _{CC}		4.05	4.30	4.60	V
	Voltage detection level V _{det1_F} (1)	At the falling of V _{CC}		4.20	4.45	4.75	V
—	Hysteresis width at the rising of V _{CC} in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected		—	0.07	—	V
		V _{det1_6} to V _{det1_F} selected		—	0.10	—	V
—	Voltage detection 1 circuit response time (2)	In operation	At the falling of V _{CC} from 5 V to (V _{det1_0} – 0.1) V	—	60	150	μs
		In stop mode	At the falling of V _{CC} from 5 V to (V _{det1_0} – 0.1) V	—	250	500	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, V _{CC} = 5.0 V		—	1.7	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts (3)			—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.19 DC Characteristics (2) [4.0 V ≤ V_{CC} ≤ 5.5 V]
(T_{opr} = −20 to 85 °C (N version)/ −40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Condition							Standard			Unit	
			Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max. (3)		
			XIN (2)	XCIN	High-Speed	Low-Speed								
Icc	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—		—	4.7	10	mA	
			16 MHz	Off	Off	125 kHz	No division	—		—	3.9	8	mA	
			10 MHz	Off	Off	125 kHz	No division	—		—	2.3	—	mA	
			20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	—	3.1	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.8	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.5	—	mA	
		High-speed on-chip oscillator mode	10 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.0	—	mA	
			Off	Off	20 MHz	125 kHz	No division	—		—	5.0	11	mA	
			Off	Off	20 MHz	125 kHz	Divide-by-8	—		—	2.1	—	mA	
		Low-speed on-chip oscillator mode	Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh		—	0.9	—	mA	
			Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0		—	110	320	μA	
		Low-speed clock mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		—	63	220	μA	
			Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		—	60	220	μA	
		Wait mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	46	—	μA	
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	—	9.0	50	μA	
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	2.8	33	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	LCD drive control circuit (4) When external division resistors are used	—	4.6	—	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode		—	2.4	—	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25 °C Peripheral clock off	—	0.5	2.2	μA	
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85 °C Peripheral clock off	—	1.2	—	μA	
		Power-off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25 °C	—	0.01	0.1	μA	
			Off	Off	Off	Off	—	—	Power-off 0 Topr = 85 °C	—	0.03	—	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25 °C	—	1.8	6.4	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85 °C	—	2.7	—	μA	

Notes:

1. V_{CC} = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V_{SS}.
2. XIN is set to square wave input.
3. V_{CC} = 5.0 V
4. VLCD = V_{CC}, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

Table 5.20 DC Characteristics (3) [2.7 V ≤ V_{CC} < 4.0 V]
(T_{opr} = −20 to 85 °C (N version)/ −40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V _{OH}	Output "H" voltage		Port P8 (1)	I _{OH} = −5 mA	V _{CC} − 0.5	−	V _{CC}	V
			Other pins	I _{OH} = −1 mA	V _{CC} − 0.5	−	V _{CC}	V
V _{OL}	Output "L" voltage		Port P8 (1)	I _{OL} = 5 mA	−	−	0.5	V
			Other pins	I _{OL} = 1 mA	−	−	0.5	V
V _{T+} −V _{T−}	Hysteresis	INT0, INT1, INT2, INT3, INT5, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRCTRG, TRCCLK, ADTRG, RXD0, CLK0, SSI, SCL, SDA, SSO			0.05	0.4	−	V
		RESET, WKUP0			0.1	0.8	−	V
I _{IH}	Input "H" current		V _I = 3 V, V _{CC} = 3 V		−	−	5.0	μA
I _{IL}	Input "L" current		V _I = 0 V, V _{CC} = 3 V		−	−	−5.0	μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{CC} = 3 V		25	80	140	kΩ
R _{FXIN}	Feedback resistance	XIN			−	2.0	−	MΩ
R _{FXCIN}	Feedback resistance	XCIN			−	14	−	MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	−	−	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by P8DRR register. When the drive capacity is set to Low, the value of any other pin applies.

Table 5.23 DC Characteristics (6) [1.8 V ≤ V_{CC} < 2.7 V]
(T_{opr} = −20 to 85 °C (N version)/ −40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Condition							Standard			Unit	
			Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max. .		
			XIN (2)	XCIN	High-Speed	Low-Speed								
Icc	Power supply current (1)	High-speed clock mode	8 MHz	Off	Off	125 kHz	No division	—			—	2.1	—	mA
			8 MHz	Off	Off	125 kHz	Divide-by-8	—			—	0.9	—	mA
		High-speed on-chip oscillator mode	Off	Off	5 MHz	125 kHz	No division	—			—	1.8	5	mA
			Off	Off	5 MHz	125 kHz	Divide-by-8	—			—	1.1	—	mA
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh			—	0.9	—	mA
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0			—	106	300	μA
			Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			—	54	200	μA
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			—	54	200	μA
			Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM		—	36	—	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation		—	9.0	50	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off		—	2.5	31	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	LCD drive control circuit (4) When external division resistors are used	—	2.4	—	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode		—	1.7	—	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	T _{opr} = 25 °C Peripheral clock off		—	0.5	2.2	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	T _{opr} = 85 °C Peripheral clock off		—	1.2	—	μA
		Power-off mode	Off	Off	Off	Off	—	—	Power-off 0 T _{opr} = 25 °C		—	0.01	0.1	μA
			Off	Off	Off	Off	—	—	Power-off 0 T _{opr} = 85 °C		—	0.02	—	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 T _{opr} = 25 °C		—	1.2	4	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 T _{opr} = 85 °C		—	2	—	μA

Notes:

- V_{CC} = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are V_{SS}.
- XIN is set to square wave input.
- V_{CC} = 2.2 V
- VLCD = V_{CC}, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

Table 5.28 Timing Requirements of Serial Interface
(V_{SS} = 0 V and T_{opr} = –20 to 85 °C (N version)/ –40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit
		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		
		Min.	Max.	Min.	Max.	Min.	Max.	
t _c (CK)	CLK0 input cycle time	800	—	300	—	200	—	ns
t _w (CKH)	CLK0 input “H” width	400	—	150	—	100	—	ns
t _w (CKL)	CLK0 input “L” width	400	—	150	—	100	—	ns
t _d (C-Q)	TXD0 output delay time	—	200	—	80	—	50	ns
t _h (C-Q)	TXD0 hold time	0	—	0	—	0	—	ns
t _{su} (D-C)	RXD0 input setup time	150	—	70	—	50	—	ns
t _h (C-D)	RXD0 input hold time	90	—	90	—	90	—	ns




Figure 5.10 Input and Output Timing of Serial Interface

Table 5.29 Timing Requirements of External Interrupt $\overline{\text{INT}}_i$ (i = 0 to 3, 5, 7) and Key Input Interrupt $\overline{\text{KLI}}$ (i = 0 to 7)
(V_{SS} = 0 V and T_{opr} = –20 to 85 °C (N version)/ –40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit
		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	$\overline{\text{INT}}_i$ input “H” width, $\overline{\text{KLI}}$ input “H” width	1000 ⁽¹⁾	—	380 ⁽¹⁾	—	250 ⁽¹⁾	—	ns
tw(INL)	$\overline{\text{INT}}_i$ input “L” width, $\overline{\text{KLI}}$ input “L” width	1000 ⁽²⁾	—	380 ⁽²⁾	—	250 ⁽²⁾	—	ns

Notes:

1. When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing of External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{KLI}}$

5.2.2 Recommended Operating Conditions

Table 5.31 Recommended Operating Conditions
(VCC = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter				Conditions	Standard			Unit
						Min.	Typ.	Max.	
V _{CC} /AV _{CC}	Supply voltage					1.8	—	5.5	V
V _{SS} /AV _{SS}	Supply voltage					—	0	—	V
V _{IH}	Input “H” voltage	Other than CMOS input			4.0 V ≤ V _{CC} ≤ 5.5 V	0.8 V _{CC}	—	V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0.8 V _{CC}	—	V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0.9 V _{CC}	—	V _{CC}	V
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0.5 V _{CC}	—	V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0.55 V _{CC}	—	V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0.65 V _{CC}	—	V _{CC}	V
				Input level selection : 0.5 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0.65 V _{CC}	—	V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0.7 V _{CC}	—	V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0.8 V _{CC}	—	V _{CC}	V
				Input level selection : 0.7 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0.85 V _{CC}	—	V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0.85 V _{CC}	—	V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0.85 V _{CC}	—	V _{CC}	V
V _{IL}	Input “L” voltage	Other than CMOS input			4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.2 V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.2 V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.05 V _{CC}	V
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.2 V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.2 V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC}	V
				Input level selection : 0.5 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.4 V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.3 V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC}	V
				Input level selection : 0.7 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.55 V _{CC}	V
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.45 V _{CC}	V
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.35 V _{CC}	V
I _{OH} (sum)	Peak sum output “H” current	Sum of all pins I _{OH} (peak)				—	—	–160	mA
I _{OH} (sum)	Average sum output “H” current	Sum of all pins I _{OH} (avg)				—	—	–80	mA
I _{OH} (peak)	Peak output “H” current	Port P7_0, P7_1, P8 (2)				—	—	–40	mA
		Other pins				—	—	–10	mA
I _{OH} (avg)	Average output “H” current (1)	Port P7_0, P7_1, P8 (2)				—	—	–20	mA
		Other pins				—	—	–5	mA
I _{OL} (sum)	Peak sum output “L” current	Sum of all pins I _{OL} (peak)				—	—	160	mA
I _{OL} (sum)	Average sum output “L” current	Sum of all pins I _{OL} (avg)				—	—	80	mA
I _{OL} (peak)	Peak output “L” current	Port P7_0, P7_1, P8 (2)				—	—	40	mA
		Other pins				—	—	10	mA
I _{OL} (avg)	Average output “L” current (1)	Port P7_0, P7_1, P8 (2)				—	—	20	mA
		Other pins				—	—	5	mA
f(XIN)	XIN clock input oscillation frequency				2.7 V ≤ V _{CC} ≤ 5.5 V	2	—	20	MHz
					1.8 V ≤ V _{CC} < 2.7 V	2	—	8	MHz
f(XCIN)	XCIN oscillation frequency				1.8 V ≤ V _{CC} ≤ 5.5 V	—	32.768	—	kHz
	XCIN external clock input frequency				1.8 V ≤ V _{CC} ≤ 5.5 V	—	—	50	kHz
fOCO20M	When used as the count source for timer RC (3)				2.7 V ≤ V _{CC} ≤ 5.5 V	18.432	—	20	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ V _{CC} ≤ 5.5 V	-	-	20	MHz
					1.8 V ≤ V _{CC} < 2.7 V	-	-	8	MHz
—	System clock frequency				2.7 V ≤ V _{CC} ≤ 5.5 V	-	-	20	MHz
					1.8 V ≤ V _{CC} < 2.7 V	-	-	8	MHz
f(BCLK)	CPU clock frequency				2.7 V ≤ V _{CC} ≤ 5.5 V	0	-	20	MHz
					1.8 V ≤ V _{CC} < 2.7 V	0	-	8	MHz

Notes:

1. The average output current indicates the average value of current measured during 100 ms.
2. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.
3. fOCO20M can be used as the count source for timer RC in the range of V_{CC} = 2.7 V to 5.5V.

5.2.3 Peripheral Function Characteristics

Table 5.32 A/D Converter Characteristics
($V_{CC}/AV_{CC} = V_{ref} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, and $T_{opr} = -20$ to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Conditions		Standard			Unit
					Min.	Typ.	Max.	
—	Resolution		Vref = AVCC		—	—	10	Bit
—	Absolute accuracy ⁽²⁾	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN11 input	—	—	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN11 input	—	—	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	—	—	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN11 input	—	—	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN11 input	—	—	±2	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	—	—	±2	LSB
φAD	A/D conversion clock		4.0 ≤ Vref = AVCC ≤ 5.5 V ⁽¹⁾		1	—	20	MHz
			3.2 ≤ Vref = AVCC ≤ 5.5 V ⁽¹⁾		1	—	16	MHz
			2.7 ≤ Vref = AVCC ≤ 5.5 V ⁽¹⁾		1	—	10	MHz
			1.8 ≤ Vref = AVCC ≤ 5.5 V ⁽¹⁾		1	—	8	MHz
—	Tolerance level impedance				—	3	—	kΩ
tCONV	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, φAD = 20 MHz		2.2	—	—	μs
		8-bit mode	Vref = AVCC = 5.0 V, φAD = 20 MHz		2.2	—	—	ms
tsAMP	Sampling time		φAD = 20 MHz		0.8	—	—	μs
IVref	Vref current		VCC = 5 V, XIN = f1 = φAD = 20 MHz		-	45	—	μA
Vref	Reference voltage				1.8	—	AVCC	V
VIA	Analog input voltage ⁽³⁾				0	—	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MHz		1.53	1.70	1.87	V

Notes:

1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
2. This applies when the peripheral functions are stopped.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.33 Temperature Sensor Characteristics
($V_{SS} = 0$ V and $T_{opr} = -20$ to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V_{TMP}	Temperature sensor output voltage	$1.8 \text{ V} \leq V_{ref} = AV_{CC} \leq 5.5 \text{ V}$ $\phi_{AD} = 1.0 \text{ MHz to } 5.0 \text{ MHz}$ Ambient temperature = 25°C	550	600	650	mV
—	Temperature coefficient	$1.8 \text{ V} \leq V_{ref} = AV_{CC} \leq 5.5 \text{ V}$ $\phi_{AD} = 1.0 \text{ MHz to } 5.0 \text{ MHz}$ Ambient temperature = 25°C	—	-2.1	—	mV/ $^{\circ}\text{C}$
—	Start-up time	$1.8 \text{ V} \leq V_{ref} = AV_{CC} \leq 5.5 \text{ V}$ $\phi_{AD} = 1.0 \text{ MHz to } 5.0 \text{ MHz}$	—	—	200	μs
I_{TMP}	Operating current	$1.8 \text{ V} \leq V_{ref} = AV_{CC} \leq 5.5 \text{ V}$ $\phi_{AD} = 1.0 \text{ MHz to } 5.0 \text{ MHz}$	—	100	—	μA

Table 5.40 Voltage Detection 2 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = –20 to 85°C (N version)/ –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det2}	Voltage detection level V _{det2_0} ⁽¹⁾	At the falling of V _{CC}	3.70	4.0	4.30	V
–	Hysteresis width at the rising of V _{CC} in voltage detection 2 circuit		–	0.10	–	V
–	Voltage detection 2 circuit response time ⁽²⁾	In operation		20	150	μs
		In stop mode		200	500	μs
–	Voltage detection circuit self power consumption	VCA27 = 1, V _{CC} = 5.0 V	–	1.7	–	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽³⁾		–	–	100	μs

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{det2}.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.41 Power-on Reset Circuit Characteristics ⁽¹⁾
(T_{opr} = –20 to 85°C (N version)/ –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t _{rth}	External power V _{CC} rise gradient		0	–	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.14 Power-on Reset Circuit Characteristics

