

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	72
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la86anfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	-								-	-			-			• •
Programmable I/O Port		R8C/LA3A Group Total: 26 I/O pins						R8C/LA5A Group Total: 44 I/O pins								
I/O Poil	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	—	—						—	\checkmark							
P2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P3	—	_			_			_	\checkmark							
P5	—	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark						
P7	—	—		—		—	\checkmark	—	—	—	—	—	—	\checkmark	\checkmark	\checkmark
P8	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P9	—	—			_	_	\checkmark	\checkmark		_				_	\checkmark	\checkmark

Table 1.2 Programmable I/O Ports Provided for Each Group (R8C/LA3A Group, R8C/LA5A Group)

Notes:

1. The symbol " \checkmark " indicates a programmable I/O port.

2. The symbol "-" indicates the settings should be made as follows:

- Set 0 to the corresponding bits in the PDi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.

- Set 0 to the corresponding bits in the Pi (i = 0, 3, 5, 7, 9) register. When read, the content is 0.

Programmable I/O Port		R8C/LA6A Group Total: 56 I/O pins						R8C/LA8A Group Total: 72 I/O pins								
NO FOIL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		_	\checkmark							
P2	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P3	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P4	\checkmark	\checkmark	—	—		_		_	\checkmark							
P5	—	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark						
P6	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	_	\checkmark							
P7	—	—	—	—	—	—	—	_		\checkmark						
P8	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
P9	—	—	—	—	—	—	\checkmark	\checkmark		—	_	_	_	—	\checkmark	\checkmark

 Table 1.3
 Programmable I/O Ports Provided for Each Group (R8C/LA6A Group, R8C/LA8A Group)

Notes:

1. The symbol " \checkmark " indicates a programmable I/O port.

2. The symbol "-" indicates the settings should be made as follows:

- Set 0 to the corresponding bits in the PDi (i = 1, 4 to 7, 9) register. When read, the content is 0.

- Set 0 to the corresponding bits in the Pi (i = 1, 4 to 7, 9) register. When read, the content is 0.

- Set 0 to the corresponding bits in the P7DRR register. When read, the content is 0.



1.1.3 Specifications

Tables 1.6 to 1.8 list the specifications.

Table 1.6	Specifications	(1)
-----------	----------------	-----

Item	Function		Specification			
CPU			R8C CPU core			
CPU	Central process	sing unit				
			Number of fundamental instructions: 89			
			Minimum instruction execution time:			
			50 ns (f(XIN) = 20 MHz, VCC = $2.7 \text{ V to } 5.5 \text{ V}$)			
			125 ns (f(XIN) = 8 MHz, VCC = 1.8 V to 5.5 V)			
			• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits			
			• Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits			
			Operating mode: Single-chip mode (address space: 1 Mbyte)			
Memory	ROM/RAM		Refer to Tables 1.9 to 1.12 Product Lists.			
	Data flash					
Power	Voltage detection	on circuit	Power-on reset			
Supply			 Voltage detection 3 (detection level of voltage detection 0 and 			
Voltage			voltage detection 1 selectable)			
Detection						
I/O Ports	Programmable	R8C/LA3A Group	CMOS I/O ports: 26, selectable pull-up resistor ⁽¹⁾			
	I/O ports		High current drive ports: 8			
		R8C/LA5A Group				
		•	• High current drive ports: 8			
		R8C/LA6A Group				
		1100/2/10/101000	High current drive ports: 8			
		R8C/LA8A Group				
		ROC/LAOA Gloup				
			High current drive ports: 10			
Clock	Clock generation	on circuits	4 circuits: XIN clock oscillation circuit			
			XCIN clock oscillation circuit (32 kHz)			
			High-speed on-chip oscillator (with frequency adjustment function)			
			Low-speed on-chip oscillator			
			Oscillation stop detection:			
			XIN clock oscillation stop detection function			
			Frequency divider circuit:			
			Division ratio selectable from 1, 2, 4, 8, and 16			
			 Low-power-consumption modes: 			
			Standard operating mode (high-speed clock, low-speed clock, high-			
			speed on-chip oscillator, low-speed on-chip oscillator), wait mode,			
			stop mode, power-off mode			
			Real-time clock (timer RH)			
Interrupts		R8C/LA3A Group	Number of interrupt vectors: 69			
			 External Interrupt: 13 (INT × 5, key input × 8) 			
			Priority levels: 7 levels			
		R8C/LA5A Group	Number of interrupt vectors: 69			
			• External Interrupt: 14 (INT × 6, key input × 8)			
			Priority levels: 7 levels			
		R8C/LA6A Group	Number of interrupt vectors: 69			
		R8C/LA8A Group				
			Priority levels: 7 levels			
Watchdog	Timer	1	• 14 bits × 1 (with prescaler)			
···atoriaog	watchuog IIIIei		Selectable reset start function			
			Selectable low-speed on-chip oscillator for watchdog timer			
			conclusion of speed of one oscillator for watchdog times			

Note:


1. No pull-up resistor is provided in the pins P5_4 to P5_6.



Current of Oct 2011

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
r art no.	Program ROM	Data Flash	Capacity	Tackage Type	Remarks
R5F2LA52ANFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	N Version
R5F2LA54ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA56ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA58ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0052JA-A	
R5F2LA52ADFP	8 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	D Version
R5F2LA54ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA56ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0052JA-A	
R5F2LA58ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0052JA-A	

Table 1.10 Product List for R8C/LA5A Group





DevitAle	Internal RC	M Capacity	Internal RAM	De alva va Tura a	Demonstra
Part No.	Program ROM	Data Flash	Capacity	Package Type	Remarks
R5F2LA84ANFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	N Version
R5F2LA84ANFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ANFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ANFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ANFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ANFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ANFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ANFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AANFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AANFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA8CANFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8CANFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	
R5F2LA84ADFP	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	D Version
R5F2LA84ADFA	16 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA86ADFP	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080KB-A	
R5F2LA86ADFA	32 Kbytes	1 Kbyte × 2	2 Kbytes	PLQP0080JA-A	
R5F2LA87ADFP	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA87ADFA	48 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA88ADFP	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080KB-A	
R5F2LA88ADFA	64 Kbytes	1 Kbyte × 2	3.5 Kbytes	PLQP0080JA-A	
R5F2LA8AADFP	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	
R5F2LA8AADFA	96 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	1
R5F2LA8CADFP	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080KB-A	1
R5F2LA8CADFA	128 Kbytes	2 Kbytes × 2	5.5 Kbytes	PLQP0080JA-A	1

Table 1.12 Product List for R8C/LA8A Group

Current of Oct 2011




Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/LA8A Group



1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/LA3A Group. Figure 1.6 shows a Block Diagram of R8C/LA5A Group. Figure 1.7 shows a Block Diagram of R8C/LA6A Group. Figure 1.8 shows a Block Diagram of R8C/LA8A Group.






Figure 1.5 Block Diagram of R8C/LA3A Group











3. Memory

3. Memory

Figure 3.1 shows a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated higher addresses, beginning with address 03000h.

For example, two 1-Kbyte internal ROM (data flash) areas are allocated addresses 03000h to 037FFh. Two 2-Kbyte internal RAM (data flash) areas are allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 3.5-Kbyte internal RAM area is allocated addresses 00400h to 011FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map



Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0201h			
0202h	LCD Option Clock Control Register	LCR2	00h
0203h	LCD Clock Control Register	LCR3	00h
0204h	LCD Display Control Register	LCR4	00h
0205h			
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h			
020Ah			
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch			
020Dh			
020Eh			
020Fh			
0210h	LCD Display Data Register	LRAOL	XXh
0211h		LRA1L	XXh
0212h	1	LRA2L	XXh
0213h	1	LRA3L	XXh
0214h	1	LRA4L	XXh
0215h	1	LRA5L	XXh
0216h	4	LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h	-	LRA9L	XXh
021Ah	-	LRA10L	XXh
021An	-	LRA11L	XXh
021Ch	-	LRA12L	XXh
021Dh	4	LRA13L	XXh
021Eh	4	LRA14L	XXh
021Eh	-	LRA15L	XXh
0220h	-	LRA16L	XXh
022011 0221h	4	LRA17L	XXh
022111 0222h	4	LRA17L	XXh
0222h	4	LRA19L	XXh
0223h	4	LRA20L	XXh
022411 0225h	4	LRA20L	XXh
	4		
0226h 0227h	4	LRA22L LRA23L	XXh XXh
0227h 0228h	4	LRA23L	XXh
0228h 0229h	4	LRA24L LRA25L	XXn XXh
	4		
022Ah		LRA26L	XXh
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
023711			
:	•		

Table 4.9 SFR Information for R8C/LA5A Group (9) ⁽¹⁾

X: Undefined Note:

1. Blank spaces are reserved. No access is allowed.

R01DS0011EJ0101 Rev.1.01 Oct 28, 2011



ddress 0080h	Register Timer RJ0 Control Register	Symbol TRJ0CR	After Reset
0081h	Timer RJ0 I/O Control Register	TRJOIOC	00h
0082h	Timer RJ0 Mode Register	TRJOMR	00h
0083h	Timer RJ0 Event Pin Select Register	TRJ0ISR	00h
0084h	Timer RJ0 Register	TRJ0	FFh
0085h			FFh
0086h			
0087h			
0088h	Timer RJ1 Control Register	TRJ1CR	00h
0089h	Timer RJ1 I/O Control Register	TRJ1IOC	00h
	5		
008Ah	Timer RJ1 Mode Register	TRJ1MR	00h
008Bh	Timer RJ1 Event Pin Select Register	TRJ1ISR	00h
008Ch	Timer RJ1 Register	TRJ1	FFh
008Dh			FFh
008Eh			
008Fh			
0090h	Timer RJ2 Control Register	TRJ2CR	00h
	0		
0091h	Timer RJ2 I/O Control Register	TRJ2IOC	00h
0092h	Timer RJ2 Mode Register	TRJ2MR	00h
0093h	Timer RJ2 Event Pin Select Register	TRJ2ISR	00h
0094h	Timer RJ2 Register	TRJ2	FFh
0095h	1		FFh
0096h			
0097h			
009711 0098h	Timer RB1 Control Register	TRB1CR	00h
	5		
0099h	Timer RB1 One-Shot Control Register	TRB10CR	00h
009Ah	Timer RB1 I/O Control Register	TRB1IOC	00h
009Bh	Timer RB1 Mode Register	TRB1MR	00h
009Ch	Timer RB1 Prescaler Register	TRB1PRE	FFh
009Dh	Timer RB1 Secondary Register	TRB1SC	FFh
009Eh	Timer RB1 Primary Register	TRB1PR	FFh
	Timer (CDTT Timary (Cegister	INDII K	1111
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00/(6h	UARTO Receive Buffer Register	UORB	XXh
	UARTO Receive Buller Register	UURB	
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	1 ~		XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ACh	UART2 Transmit/Receive Control Register 0	U2C1	00001000b
	5	U2RB	
00AEh	UART2 Receive Buffer Register	UZKB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
	UART2 Special Mode Register 2	U2SMR2	X000000b
00BEh	UART2 Special Mode Register	020101112	X000000D

Table 4.12 SFR Information for R8C/LA8A Group (3)	(1)
---	-----

Note:

1. Blank spaces are reserved. No access is allowed.



00000 ADP Number of the second secon	Address	Register	Symbol	After Reset
00Ch MCA ADI 000000Xb 00CA AD Register 1 ADI 00000Xb 00CA AD Register 2 AD2 00000Xb 00CB AD Register 3 AD3 00000Xb 00CB AD Register 4 AD3 00000Xb 00CB AD Register 5 AD4 000000Xb 00CB AD Register 5 AD5 XXh 00CCh AD Register 7 AD5 XXh 00CCh AD Register 7 AD7 XXh 00CCh AD Register 7 AD7 XXh 00CCh AD Register 7 AD7 XXh 00Ch AD Register 7 AD7 XXh 00Ch AD Register 7 AD7 XXh 00Ch AD Register 1 AD7				
000C3h AD R Register 1 AD 1 XXh 000C3h AD Register 2 AD 2 XXh 000C3h AD Register 3 AD 3 XXh 000C3h AD Register 3 AD 3 XXh 000000XXb 000000XXb 000000XXb 000000XXb 000C8h AD Register 4 AD 4 XXh 000C8h AD Register 5 AD 5 XXh 000C8h AD Register 5 AD 5 XXh 000000XXb 000000XXb 000000XXb 000000XXb 00C7h AD Register 7 AD 7 XXh 000000Xb 000000Xb 000000Xb 000000Xb 0007h AD Register 7 AD 7 XXh 0007h AD Socier Register AD NOD 000h 0007h AD Control Register 1 ADNOD 00h 0007h AD Control Register 1 ADCON 00h 0007h AD Control Register 1 ADCON 00h 0007h AD Control Register 2 ADCON 00h			ADU	
00C3h AD Pagister 2 000000000000000000000000000000000000		A/D Pagistar 1	AD1	
00C4h AD RXh D00000XXb 00C6h AD Register 2 AD3 XXh 00C6h AD Register 3 AD3 XXh 00C6h AD Register 4 AD4 XXh 00C6h AD Register 5 AD5 XXh 00C6A AD Register 5 AD6 XXh 00C6Ch AD Register 7 AD7 XXh 00C6Ch AD Register 7 AD7 XXh 00C6Ch AD Register 7 AD7 XNh 00C7h AD Control Register 7 AD7 XNh 00C7h AD Control Reg			ADT	
00C5HAD Register 3AD3 002000Xb00C5HAD Register 4AD4 00000Xb00C5HAD Register 4AD4 00000Xb00C5HAD Register 5AD5 00000Xb00C6HAD Register 6AD6 00000Xb00C6HAD Register 7AD7 00000Xb00C6HAD Register 7AD7 00000Xb00C7HAD Register 7AD7 00000Xb00C6HAD Register 7AD7 00000Xb00C7HAD Register 7AD7 00000Xb00C7HAD Register 7AD7 00000Xb00D4HAD Register 7AD7 00000Xb00D4HAD Input Select RegisterADINSEL00D4HAD Control Register 1ADCON100D4HAD Control Register 1ADCON100D4HAD Control Register 1ADCON100D4HAD Control Register 1ADCON200D4HAD Control Register 1ADCON200D5HAD Control Register 2ADCON200D6HAD Control Register 2ADCON200D7HAD Control Register 2ADCON200D7HAD Control Register 2ADC00D7HAD Control Register 2ADC00D7HPOT PD Register 2ADA00D7HPOT PD Register 3PO100D7HPOT PD Register 4PO100D7HPOT PD Registe		A/D Devictor 0	4.52	
000Cbh AD Register 3 AD3 XXh 000Cbh AD Register 4 AD4 XXh 000Cbh AD Register 5 AD5 XXh 000Cbh AD Register 5 AD5 XXh 000Cbh AD Register 6 AD6 XXh 000Cbh AD Register 7 AD7 XXh 000Cbh AD Register 7 00000XXb 00000XXb 000Dh - - - 000Dh - - - 000Dh - - - 000Dh AD Control Register 0 ADCON0 00h 00DDh AD Control Register 1 ADCON1 00h 00DDh AD Control Register 2 ADCON2 00h 00DDh AD Control Register 2 ADCON2 00h 00DDh <td< td=""><td></td><td>A/D Register 2</td><td>AD2</td><td></td></td<>		A/D Register 2	AD2	
00CPh AD Register 4 AD A XNh 00CSh A/D Register 5 AD S XNh 00CSh A/D Register 5 AD S XNh 00CCh A/D Register 6 AD S XNh 00CCh A/D Register 7 AD Xh XNh 00CCh A/D Register 7 XNh XNh 00CDh AD Register 7 XNh XNh 00DDh P P XNh 00DDh P P P 00DDh P P P 00DDh P P P 00DDh P P P 00DDh AD Mode Register ADMOD Onh 00DDh AD Control Register 1 ADCONI Onh 00DDh AD Control Register 1 ADCONI Onh 00DDh AD Control Register 2 ADCONI Onh 00DDh AD Control Register 2 ADCONI Onh 00DDh AD Control Register PO XNh <td></td> <td></td> <td></td> <td></td>				
00C6h ADA XAh 000000000000000000000000000000000000		A/D Register 3	AD3	
0000h 000000000000000000000000000000000000				
00CAh ADF Register 5 ADF XAh 00CCh ADP Register 6 000000XXb 000000XXb 00CCh ADP Register 6 0000000Xxb 00CCh ADP Register 7 ADP 00CCh ADP Register 7 000000000000000000000000000000000000		A/D Register 4	AD4	XXh
00000h 000000000000000000000000000000000000				
00CCh A/D Register 6 AD6 XXh 00CDn AD7 XXh 00000XXb 00CDn AD7 XXh 00000XXb 00Dn AD7 XXh 00000XXb 00Dn AD7 XXh 00000XXb 00Dn AD AD7 XXh 00Dn AD AD8 AD8 00Dn AD AD8 AD8000 AD8 00Dn AD Input Select Register AD100000 AD6 AD8 00Dn AD7 Control Register 1 AD6CON1 OD1 AD7 00Dn AD7 Control Register 1 AD7 AD7 AD7 00Dn AD7 AD7 AD7 AD7 AD7		A/D Register 5	AD5	XXh
00CDN AD7 XXh 00CEN AD7 XXh 00CEN AD7 XXh 00D0h Image: Constraint of the second s				
OCCEN AD7 XXh 000CPh 000000Xb 00D1h 000000Xb 00D2h 000000Xb 00D2h 000000Xb 00D3h 000000Xb 00D3h 000000Xb 00D3h AD Mode Register 00D3h AD Control Register 00D5h AD Control Register 0 00D5h AD Control Register 1 00D5h AD Control Register 2 00D5h AD Control Register 3 00D5h Port PO Register 00D5h Port PD Register 00D5h Port PD Register 00D5h Port PD Register 00D5h Port PD Register 00D5h		A/D Register 6	AD6	XXh
0000h 00000xb 00000xb 0000h 000 0000xb 0002h 000 000 0002h 000 000 0005h AD Mode Register ADMOD 0005h AD Input Select Register ADINSEL 11000000b 0005h AD Control Register 0 ADCON0 00h 0005h AD Control Register 1 ADCON0 00h 0005h AD Control Register 2 ADCON0 00h 0005h AD Control Register 2 ADCON1 00h 0005h AD Control Register 2 ADCON2 00h 0005h AD Control Register 2 ADCON2 00h 0005h AD Control Register 2 ADCON2 00h 0005h ADC Control Register 2 ADCON2 00h 0005h ADT PO Register 2 PO XXh 0005h Port PD Register PO XXh 005h Port PD Register PO 00h 005h Port PD Register PO 0h <td>00CDh</td> <td>1</td> <td></td> <td>000000XXb</td>	00CDh	1		000000XXb
0000h	00CEh	A/D Register 7	AD7	XXh
0001h	00CFh			000000XXb
00D2h methods methods 00D3h AD Input Select Register ADINSEL 11000000b 00D5h AD Input Select Register ADINSEL 11000000b 00D5h AD Control Register 1 ADCON0 Ooh 00D5h AD Control Register 1 ADCON1 Ooh 00D3h AD Control Register 1 ADCON1 Ooh 00D3h AD Control Register 1 ADCON2 Ooh 00D3h AD Control Register 2 ADCON2 Ooh 00D5h AD Fort PO Register P1 XXh 00E5h Port P3 Register P2 Xh 00E5h Port P3 Register P3	00D0h			
0003h AD Mode Register ADMOD 00h 0005h A/D Input Select Register ADMOD 00h 0005h A/D Control Register 0 ADCON 00h 0005h A/D Control Register 1 ADCON 00h 0005h A/D Control Register 1 ADCON 00h 0005h ADC Control Register 1 ADCON 00h 0005h - - - 0005h Port P1 Register P0 Xth 0055h Port P1 Register P1 Xth 0055h Port P3 Register P2 Xth 0055h Port P3 Register P2 Xth 0055h Port P3 Register P3 Xth	00D1h			
0003h AD Mode Register ADMOD 00h 0005h A/D Input Select Register ADMOD 00h 0005h A/D Control Register 0 ADCON 00h 0005h A/D Control Register 1 ADCON 00h 0005h A/D Control Register 1 ADCON 00h 0005h ADC Control Register 1 ADCON 00h 0005h - - - 0005h Port P1 Register P0 Xth 0055h Port P1 Register P1 Xth 0055h Port P3 Register P2 Xth 0055h Port P3 Register P2 Xth 0055h Port P3 Register P3 Xth				
0004h AD Mode Register ADMOD 00h 0005h AD Input Select Register ADINSEL 1100000b 0005h AD Control Register 1 ADCON0 00h 0005h AD Control Register 1 ADCON0 00h 0005h AD Control Register 1 ADCON1 00h 0005h Control Register 1 ADCON2 00h 0005h Control Register 2 ADCON2 00h 0005h Control Register 2 ADCON2 00h 0005h Control Register 2 ADCON2 00h 0005h Port PR Register PO Xh 0005h Port Po Register PO Xh 0055h Port PO Direction Register PD0 00h 0055h Port P2 Register P2 Xh 0055h Port P3 Register P3 <				
0005h AD Input Selicar Register ADINSEL 1100000b 0005h AD Control Register 0 ADCON0 00h 0005h AD Control Register 1 ADCON0 00h 0005h AD Control Register 1 ADCON1 00h 0005h AD Control Register 1 ADCON1 00h 0005h Image: Control Register 2 Image: Control Register 2 Image: Control Register 2 0005h AD Control Register 2 ADCON2 00h 0005h Fort P0 Register P0 XXh 0005h Port P1 Register P1 XXh 0005h Port P1 Port P1 Register P1 XXh 0055h Port P1 Direction Register P1 00h 0055h Port P2 Register P2 XXh 0055h Port P3 Register P1 00h 0055h Port P3 Register P1 00h 0055h Port P3 Register P2 Xh 0055h Port P3 Register P1 N1 0055h		A/D Mode Register	ADMOD	00h
0006h ADC Control Register 0 ADC ON 00h 0007h ADC Control Register 1 ADC ON 00h 0005h				
00D7h A/D Control Register 1 ADC ON1 00h 00D8h -				
0008h				
0009h			ADCONT	
00DAh				
000Bh Image: second secon				
00DCh ADC Ontrol Register 2 ADC ON2 00h 00DEh ADCON2 00h 00DFh Port P0 Register P0 XXh 00E0h Port P1 Register P1 XXh 00E2h Port P0 Direction Register P1 XXh 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E5h Port P2 Register P2 00h 00E3h Port P2 Register P2 00h 00E5h Port P3 Register PD2 00h 00E6h Port P3 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P5 XXh 00E6h Port P5 Register P5 00h 00E6h Port P6 Register PD5 00h 00E6h Port P6 Register P06 0Xh 00E6h Port P6 Register P06 0Xh				
00DDh ADC Control Register 2 ADCON2 00h 00DFh				
OODEh OODEh OODEh 000000 Port P0 Register P0 XXh 001000 Port P1 Register P1 XXh 001000 Port P1 Direction Register P1 XXh 001000 Port P1 Direction Register PD1 00h 001000 Port P2 Direction Register PD1 00h 001000 Port P2 Direction Register PD2 00h 001000 Port P2 Direction Register PD2 00h 001000 Port P3 Direction Register PD3 00h 001000 Port P3 Direction Register PD3 00h 001000 Port P4 Register P5 XXh 001000 Port P5 Direction Register P5 00h 001000 Port P5 Direction Register PD5 00h 001000 Port P5 Direction Register PD6 00h 00100 Port P5 Direction Register P05 00h 00100 Port P5 Direction Register P07 00h 00100 Port P5 Direct				
000Fh Port P0 Register P0 XXh 00E1h Port P0 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E3h Port P2 Register P2 XXh 00E6h Port P2 Register P2 XXh 00E6h Port P2 Direction Register PD2 00h 00E5h Port P3 Register PD2 00h 00E6h Port P3 Register PD3 00h 00E7h Port P3 Register PD3 00h 00E8h Port P4 Register PD3 00h 00E8h Port P5 Register PD4 00h 00E8h Port P5 Direction Register PD4 00h 00E8h Port P5 Direction Register PD4 00h 00E8h Port P5 Register PD4 00h 00E6h Port P6 Register PD6 00h 00E6h Port P7 Register PD7 00h		A/D Control Register 2	ADCON2	00h
00E0h Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Incection Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E3h Port P2 Register P2 XXh 00E6h Port P2 Register P3 XXh 00E6h Port P3 Direction Register P3 XXh 00E5h Port P4 Sigister P3 XXh 00E5h Port P4 Sigister P3 XXh 00E5h Port P4 Sigister P4 XXh 00E9h Port P4 Sigister P4 XXh 00E9h Port P4 Sigister P5 Xh 00E6h Port P4 Sigister P5 00h 00E6h Port P4 Register P05 00h 00E6h Port P6 Register P05 00h 00E6h Port P6 Register P06 00h 00E6h Port P7 Register P8 XXh				
00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E3h Port P2 Register P2 XXh 00E6h Port P3 Register P3 XXh 00E6h Port P3 Register PD2 00h 00E7h Port P3 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E7h Port P4 Register P4 XXh 00E8h Port P4 Register P5 XXh 00E8h Port P5 Register PD4 00h 00E8h Port P6 Register PD5 00h 00ECh Port P6 Register PD5 00h 00EEh Port P6 Register P7 XXh 00EEh Port P6 Register P07 00h 00EFh Port P7 Direction Register PD6 00h 00F7h Port P8 Register PD7 00h	00DFh			
00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E5h Port P2 Direction Register PD2 00h 00E7h Port P2 Direction Register PD3 00h 00E8h Port P2 Register PD3 00h 00E8h Port P4 Register P4 XXh 00E8h Port P5 Register P5 XXh 00E8h Port P5 Irection Register PD4 00h 00E8h Port P5 Direction Register PD5 00h 00ECh Port P6 Register PD6 00h 00ECh Port P7 Register PD7 0Xh 00EFh Port P7 Direction Register PD7 00h 00EFh Port P7 Direction Register PD7 00h 00F1h Port P8 Register PB8 XXh 00F2h Port P8 Register PD8	00E0h		P0	XXh
ODE3h Port P1 Direction Register PD1 O0h 00E4h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E5h Port P3 Direction Register PD3 00h 00E5h Port P3 Register P4 XXh 00E5h Port P4 Register P4 XXh 00E5h Port P5 Register P5 XXh 00E6h Port P5 Register PD4 00h 00E5h Port P6 Register PD5 00h 00E5h Port P6 Register PD5 00h 00E5h Port P7 Register P6 XXh 00E5h Port P7 Register P06 00h 00E5h Port P7 Register PD7 00h 00F1h Port P3 Register PD7 00h 00F1h Port P3 Register PD8 00h 00F2h Port P3 Register PD8 00h	00E1h	Port P1 Register	P1	XXh
ODE3h Port P1 Direction Register PD1 O0h 00E4h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E5h Port P3 Direction Register PD3 00h 00E5h Port P3 Register P4 XXh 00E5h Port P4 Register P4 XXh 00E5h Port P5 Register P5 XXh 00E6h Port P5 Register PD4 00h 00E5h Port P6 Register PD5 00h 00E5h Port P6 Register PD5 00h 00E5h Port P7 Register P6 XXh 00E5h Port P7 Register P06 00h 00E5h Port P7 Register PD7 00h 00F1h Port P3 Register PD7 00h 00F1h Port P3 Register PD8 00h 00F2h Port P3 Register PD8 00h	00E2h	Port P0 Direction Register	PD0	00h
00E5hPort P3 RegisterP3XXh00E6hPort P2 Direction RegisterPD200h00E7hPort P3 Direction RegisterPD300h00E8hPort P4 RegisterP4XXh00E9hPort P5 RegisterP5XXh00EAhPort P4 Direction RegisterPD400h00EChPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EChPort P7 RegisterP7XXh00EEhPort P7 RegisterP7XXh00EFhPort P7 RegisterPD600h00EFhPort P7 RegisterPD700h00EFhPort P8 Direction RegisterPD700h00EFhPort P8 Direction RegisterPD700h00F0hPort P8 RegisterPB8XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F5hImage: Second Seco	00E3h	Port P1 Direction Register	PD1	00h
00E5hPort P3 RegisterP3XXh00E6hPort P2 Direction RegisterPD200h00E7hPort P3 Direction RegisterPD300h00E8hPort P4 RegisterP4XXh00E9hPort P5 RegisterP5XXh00EAhPort P4 Direction RegisterPD400h00EChPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EChPort P7 RegisterP7XXh00EFhPort P7 RegisterP7XXh00EFhPort P7 Toirection RegisterPD600h00EFhPort P7 RegisterPD700h00F0hPort P8 RegisterPD700h00F1hPort P8 RegisterPB8XXh00F2hPort P8 Birection RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F5hImage: Second RegisterPD900h00F5hImage: Second RegisterPD900h00F5hImage: Second RegisterPD900h00F5hImage: Second RegisterPD900h00F5hImage: Second RegisterImage: Second RegisterImage: Second Register00F6hImage: Second RegisterImage: Second RegisterImage: Second Register00F5hImage: Second RegisterImage: Second RegisterImage: Second Register00F6hImage: Second RegisterImage: Second RegisterImage: Second Register00F6hImage: Second Register<	00E4h	Port P2 Register	P2	XXh
00E6hPort P2 Direction RegisterPD200h00E7hPort P3 Direction RegisterPD300h00E8hPort P4 RegisterP4XXh00E8hPort P5 RegisterP5XXh00EAhPort P4 Direction RegisterPD400h00EBhPort P5 Direction RegisterPD500h00EChPort P5 Direction RegisterPD6XXh00EChPort P6 RegisterP7XXh00EFhPort P6 RegisterP7XXh00EFhPort P7 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F6hPort P8 RegisterP9XXh00F3hPort P8 RegisterP9XXh00F6hPD900hPOF7h00F6hP00F7hP00F7hP00F7h00F8hP00F7hP00F7hP00F7h00F8hP00F7hP00F7hP00F7h00F6hP00F7hP00F7hP00F7h00F6hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00F7hP00F7hP00F7h00F7hP00	00E5h		P3	XXh
00E7hPort P3 Direction RegisterPD300h00E8hPort P4 RegisterP4XXh00E9hPort P5 RegisterP5XXh00EAhPort P5 Direction RegisterPD400h00EBhPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EDhPort P7 RegisterP7XXh00EEhPort P7 RegisterP7XXh00EFhPort P7 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00E7hPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 RigisterPD800h00F3hPort P9 Direction RegisterPD900h00F5h				
00E8hPort P4 RegisterP4XXh00E9hPort P5 RegisterP5XXh00EAhPort P4 Direction RegisterPD400h00EBhPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EDhPort P7 RegisterP7XXh00EFhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00EFhPort P7 Direction RegisterPD700h00F1hPort P7 BregisterP8XXh00F2hPort P8 RegisterP8XXh00F3hPort P9 Direction RegisterPD800h00F6h				
00E9h Port P5 Register P5 XXh 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh Port P6 Register P6 XXh 00EDh Port P7 Register P7 XXh 00EEh Port P6 Direction Register PD6 00h 00EFh Port P7 Register PD7 0Xh 00EFh Port P6 Direction Register PD7 00h 00F0h Port P3 Register P8 XXh 00F1h Port P3 Register P9 XXh 00F2h Port P3 Register P9 XXh 00F3h Port P9 Direction Register PD8 00h 00F3h Port P9 Direction Register PD9 00h 00F5h				
00EAhPort P4 Direction RegisterPD400h00EBhPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EDhPort P7 RegisterP7XXh00EEhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP8XXh00F2hPort P8 Direction RegisterP9XXh00F3hPort P9 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F5h </td <td></td> <td></td> <td></td> <td></td>				
00EBhPort P5 Direction RegisterPD500h00EChPort P6 RegisterP6XXh00EDhPort P7 RegisterP7XXh00EEhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F2hPort P9 RegisterP9XXh00F3hPort P9 RegisterPD800h00F5h </td <td></td> <td></td> <td></td> <td></td>				
O0EChPort P6 RegisterP6XXhO0EDhPort P7 RegisterP7XXhO0EEhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F6hII00F5hIII00F8hIII00F8hIII00F8hIII00F8hIII00F8hIII00F6hIII00F8hIII00F8hIII00F6hIII00F7hIII00F8hIII00F6hIII00F7hIII00F8hIII00F6hIII00F7hIII00F8hIII00F6hIII00F6hIII00F6hIII00F6hIII00F6hIII00F6hIII00F6hIII00F6hIII<				
O0EDhPort P7 RegisterP7XXh00EhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F6h </td <td></td> <td></td> <td></td> <td></td>				
O0EhPort P6 Direction RegisterPD600h00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F6h00F7h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F0h00F8h00F0h00F8h00F9h00F9h00F0h00F0h00F9h00F0h00F0h00F0h00F0h00F0h00F0h00F0h00F0h<				
00EFhPort P7 Direction RegisterPD700h00F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F6h00F7h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F9h00F8h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h00F9h				
O0F0hPort P8 RegisterP8XXh00F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F5h00F6h00F7h00F8h00F9h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F8h00F0h00F0h00F0h00F8h00F9h00F0h00F9h00F0h00F0h00F8h00F9h00F9h00F9h00F9h00F0h00F9h00F9h00F9h00F9h00F9h<				
O0F1hPort P9 RegisterP9XXh00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F5h00F6h00F7h00F8h00F9h00F7h00F8h00F8h00F8h00F8h00F8h00FCh00FCh00FEh				
00F2hPort P8 Direction RegisterPD800h00F3hPort P9 Direction RegisterPD900h00F4h00F5h00F6h00F7h00F8h00F9h00FAh00F8h00F8h00F8h00F8h00F8h00F0h00FCh00FEh				
00F3h Port P9 Direction Register PD9 00h 00F4h		Port P9 Register		
00F4h				
00F5h 00F6h 00F7h 00F8h 00F9h 00F8h 00F9h 00F9h 00F8h 00F8h 00FBh 00FBh 00FCh 00FEh		Port P9 Direction Register	PD9	00h
00F6h 00F7h 00F8h 00F9h 00F9h 00F9h 00F8h 00F9h 00F8h 00F8h 00F9h 00F8h 00F8h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h				
00F6h 00F7h 00F8h 00F9h 00F9h 00F9h 00F8h 00F9h 00F8h 00F8h 00F9h 00F8h 00F8h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h 00F9h	00F5h			
00F7h 00F8h 00F9h 00F9h 00FAh 00FBh 00FBh 00FCh 00FDh 00FEh	00F6h			
00F8h	00F7h			1
00F9h				
00FAh				
00FBh				
00FCh 00FDh 00FEh				
00FDh 00FEh 00FEh				
00FEh				
X: Undefined				

 Table 4.13
 SFR Information for R8C/LA8A Group (4) ⁽¹⁾

X: Unde Note:

1. Blank spaces are reserved. No access is allowed.



Address	Area Name	Symbol	After Reset
:			_
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			_
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

 Table 4.19
 ID Code Areas and Option Function Select Area

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Symbol	Parameter	Conditions		1.1			
			Min. Typ.		Max.	Unit	
-	Program/erase endurance (1)		10,000 (2)	-	-	times	
_	Byte program time		-	80	-	μS	
-	Block erase time		-	0.12	-	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms	
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS	
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS	
-	Program, erase voltage		1.8	-	5.5	V	
-	Read voltage		1.8	-	5.5	V	
-	Program, erase temperature		0	-	60	°C	
_	Data hold time ⁽⁶⁾	Ambient temperature = 85 °C	10	-	-	year	

Table 5.7Flash Memory (Program ROM) Characteristics
(Vcc = 1.8 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.)

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.19 DC Characteristics (2) [4.0 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

							Condition				St	tanda	rd	
Symbol	Parameter			lation cuit	On-Chip	Oscillator	CPU Clock	Low-Power- Consumption	Other		Min.		Max	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting	Other			(3)	-	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-			-	4.7	10	mΑ
	supply	speed	16 MHz	Off	Off	125 kHz	No division	-			-	3.9	8	mΑ
	current (1)	clock	10 MHz	Off	Off	125 kHz	No division	-			-	2.3	-	mΑ
		mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operatio Module standby s enabled	n on RAM	-	3.1	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.8	-	mΑ
			16 MHz	Off	Off	125 kHz	Divide-by-8	-			-	1.5	-	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-			_	1.0	-	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	_			_	5.0	11	mA
		speed	Off	Off	20 MHz	125 kHz	Divide-by-8	_			-	2.1	_	mA
		on-chip oscillator	Off	Off	4 MHz	125 kHz		MSTCR0 = BEh			-	0.9	-	mA
		mode		o."	o."	105111		MSTCR1 = 3Fh						
		Low- speed on-chip	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0			-	110	320	μA
		oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0			-	63	220	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	60	220	μΑ
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operatio		-	46	-	μΑ
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT ins executed Peripheral clock o		_	9.0	50	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT ins executed Peripheral clock o		-	2.8	33	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	executed cire Peripheral Wh clock off ext Timer RH div	ntrol cuit ⁽⁴⁾ nen ternal rision sistors are	-	4.6	-	μΑ
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT ins executed Peripheral clock o Timer RH operati- time clock mode	off	-	2.4	I	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25 °C Peripheral clock o	off	-	0.5	2.2	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85 °C Peripheral clock o	off	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25 °C		-	0.01	0.1	μA
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85 °C		-	0.03	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25 °C		-	1.8	6.4	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85 °C		-	2.7	-	μΑ

Notes:

1. 2. 3. 4.

Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.






Table 5.26Timing Requirements of External Clock Input (XIN, XCIN)
(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

		Standard						
Symbol	Parameter	Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	-	50	-	50	-	ns
twh(xin)	XIN input "H" width	90	-	24	-	24	-	ns
twl(XIN)	XIN input "L" width	90	-	24	-	24	-	ns
tc(XCIN)	XCIN input cycle time	20	-	20	-	20	-	μS
tWH(XCIN)	XCIN input "H" width	10	-	10	-	10	-	μS
twl(xcin)	XCIN input "L" width	10	-	10	-	10	-	μS






Figure 5.8 External Clock Input Timing

Table 5.27Timing Requirements of TRJiIO (i = 0 or 1)
(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

		Standard						
Symbol	Parameter	$Vcc = 2.2V$, $Topr = 25^{\circ}C$		Vcc = 3V, Topr = 25°C		Vcc = 5V, 7	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJilO input cycle time	500	-	300	-	100	-	ns
twh(trjio)	TRJilO input "H" width	200	-	120	-	40	-	ns
twl(trjio)	TRJilO input "L" width	200	-	120	-	40	-	ns







5.2.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85° C (N version)/ -40 to 85° C (D version), unless **Table 5.31** otherwise specified.)

Symbol		P	arameter		Conditions		Standard		Unit
-		1	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	11 2 0					1.8	-	5.5	V
Vss/AVss						-	0	-	V
Viн	Input "H" voltage	Other th	nan CMOS in	put	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.8 Vcc	-	Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0.8 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.9 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc 2	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	-	Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	-	Vcc	V
VIL	Input "L" voltage	Input "L" voltage Other than CMOS in		put	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.2 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	-	0.2 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.05 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	-	0.2 Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.3 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.55 Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.45 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	eak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	vg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Port P7	_0, P7_1, P8	(2)		_	_	-40	mA
. ,	current	Other p				-	_	-10	mA
IOH(avg)	Average output		_0, P7_1, P8	(2)		-	_	-20	mA
1011(u19)	"H" current ⁽¹⁾	Other p				_	_	-5	mA
IOL(sum)	Peak sum output		all pins IOL(pe	aak)		_	_	160	mA
	"L" current								
IOL(sum)	Average sum output "L" current		all pins IOL(av			-	-	80	mA
IOL(peak)	Peak output "L"	Port P7	_0, P7_1, P8	(2)		-	-	40	mA
	current	Other p	ins			-	-	10	mA
IOL(avg)	Average output		_0, P7_1, P8	; (2)		-	-	20	mΑ
	"L" current (1)	Other p	ins			-	-	5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	2	-	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	2	_	8	MHz
f(XCIN)	XCIN oscillation f	requency	1		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	32.768	-	kHz
	XCIN external clo				$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	- 1	-	50	kHz
fOCO20M	When used as the			er RC ⁽³⁾	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	18.432	_	20	MHz
fOCO-F	fOCO-F frequenc			-	2.7 V ≤ Vcc ≤ 5.5 V	- 1	-	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	-	8	MHz
_	System clock free	uencv			$2.7 V \le Vcc \le 5.5 V$	-	-	20	MHz
		1201109			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	-	8	MHz
f(BCLK)	CPU clock freque	ncv			$2.7 V \le Vcc \le 5.5 V$	0	-	20	MHz
		,			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	-	8	MHz

Notes:

1.

The average output current indicates the average value of current measured during 100 ms. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity 2. is set to Low, the value of any other pin applies. 3. fOCO20M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

5.2.3 Peripheral Function Characteristics

Table 5.32A/D Converter Characteristics
 $(Vcc/AVcc = Vref = 1.8 \text{ to } 5.5 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ and Topr} = -20 \text{ to } 85^{\circ}C (N \text{ version})/-40 \text{ to}$
 $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Parameter		Condi	tiona	Standard			Unit
Symbol	Falameter		Condi	Min.	Тур.	Max.	Unit	
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy (2)	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	-	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 1.8 V	AN0 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock		$4.0 \le V_{ref} = AV_{CC} \le 5.8$	5 V (1)	1	-	20	MHz
			$3.2 \le Vref = AVCC \le 5.5$	5 V (1)	1	-	16	MHz
			$2.7 \le Vref = AVCC \le 5.5$	5 V (1)	1	-	10	MHz
			$1.8 \le Vref = AVCC \le 5.8$	5 V (1)	1	-	8	MHz
-	Tolerance level impedance				-	3	-	kΩ
t CONV	Conversion time	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V, \phi AD = 20 MHz$		2.2	-	-	μS
		8-bit mode	Vref = AVcc = 5.0 V, φAD = 20 MHz		2.2	-	-	ms
t SAMP	Sampling time		φAD = 20 MHz		0.8	-	-	μS
IVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	-	μA
Vref	Reference voltage				1.8	-	AVcc	V
Via	Analog input voltage ⁽³⁾				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MHz}$	Z	1.53	1.70	1.87	V

Notes:

1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

2. This applies when the peripheral functions are stopped.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.33Temperature Sensor Characteristics
(VSS = 0 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Conditions		Unit			
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Unit	
Vtmp	Temperature sensor output voltage	1.8 V \leq Vref = AVcc \leq 5.5 V ϕ AD = 1.0 MHz to 5.0 MHz Ambient temperature = 25 °C	550	600	650	mV	
-	Temperature coefficient	$1.8 V \le Vref = AVcc \le 5.5 V$ $\phi AD = 1.0 MHz$ to 5.0 MHz Ambient temperature = 25 °C	-	-2.1	-	mV/°C	
-	Start-up time	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	_	200	μs	
Ітмр	Operating current	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	_	100	_	μΑ	

Table 5.49	DC Characteristics (3) [2.7 V \leq Vcc $<$ 4.0 V]
	(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Doro	meter	Condition		St	andard		Unit
Symbol	Fdia	meter	Condition		Min.	Тур.	Max.	Offic
Vон	Output "H" voltage		Port P7_0, P7_1, P8 (1)	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Other pins	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		Port P7_0, P7_1, P8 (1)	IOL = 5 mA	-	-	0.5	V
			Other pins	IoL = 1 mA	-	-	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, INT6, INT6, INT7, INT6, INT6, INT7, INT6, KI0, KI1, KI2, KI4, KI5, KI6, TRCIOA, TRCIOB, TRCIOC, TRJ0IO, TRJ1IO, TRJ2IO, TRCLK, ADTRG, RXD0, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO SSO			0.05	0.4	_	V
		RESET, WKUP0			0.1	0.8	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3 V		-	_	5.0	μA
lı∟	Input "L" current	Input "L" current			-	_	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3 V		25	80	140	kΩ
RfXIN	Feedback resistance	XIN			-	2.0	-	MΩ
RfxCIN	Feedback resistance	XCIN			-	14	-	MΩ
Vram	RAM hold voltage		During stop mode		1.8	-	-	V

Note:

This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.



Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-487-71518, Fax: +486-22-4857-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, A221 Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +486-12-4877-71818, Fax: +486-22-4867-7858 Renesas Electronics Hong Kong Limited Unit 1001.151, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +486-2-4175-9600, Fax: +4882-2486-9022/9044 Renesas Electronics Taiwan Co., Ltd. 154, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +486-2-4175-9600, Fax: +4882-24175-9670 Renesas Electronics Magayor Phet. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-2715-9900, Fax: +489-2-4075-9910 Renesas Electronics Kong Co., Ltd. 11 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-2715-9900, Fax: +489-2-9175-9670 Renesas Electronics Kong Co., Ltd. 11 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +656-2715-9900, Fax: +489-2-915-9910 Renesas Electronics Konge Co., Ltd. 11F, Samik Lavied' or Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +60-37-7357-737, Fax: +48-2-558-9141