

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	72
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la87adfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Tables 1.2 and 1.3 list the Programmable I/O Ports Provided for Each Group, and Tables 1.4 and 1.5 list the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.12 show the pin assignment for each group, and Tables 1.9 to 1.12 list product information. The explanations in the chapters which follow apply to the R8C/LA8A Group only. Note the differences shown below.

Item	Function	R8C/LA3A Group	R8C/LA5A Group	R8C/LA6A Group	R8C/LA8A Group	
I/O Ports	Programmable I/O ports	26 pins	44 pins	56 pins	72 pins	
	High current drive ports	8 pins	8 pins	8 pins	10 pins	
Interrupts	INT interrupt pins	5 pins	6 pins	8 pins	8 pins	
Timer RJ	Timer RJ0 output pin	None	None	None	1 pin	
	Timer RJ1 output pin	None	None	None	1 pin	
	Timer RJ2 I/O pin	None	None	None	1 pin	
	Timer RJ2 output pin	None	None	None	1 pin	
Timer RH	Timer RH output pin	None	1 pin	1 pin	1 pin	
Serial interface	UART2	None	None	1 pin	1 pin	
A/D Converter	Analog input pins	5 pins	7 pins	8 pins	12 pins	
LCD Drive Control Circuit	Segment output pins	Max. 11 pins	Max. 27 pins	Max. 32 pins	Max. 40 pins	
Comparator B	Analog input voltage	1 pin	2 pins	2 pins	2 pins	
	Reference input voltage	1 pin	2 pins	2 pins	2 pins	
Clock	XCIN pin	Shared with XIN pin	Dedicated pin	Dedicated pin	Dedicated pin	
	XCOUT pin	Shared with XOUT pin	Dedicated pin	Dedicated pin	Dedicated pin	
Packages	·	32-pin LQFP	52-pin LQFP 64-pin LQFP		80-pin LQFP	


#### Table 1.1 Differences between Groups

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.

Refer to Tables 1.13 to 1.17, Pin Name Information by Pin Number, for details.







Item	Pin Name	I/O Type	Description
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter.
A/D converter	AN0 to AN11	I	A/D converter analog input pins.
	ADTRG	I	AD external trigger input pin.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_6, P6_0 to P6_7 P7_0 to P7_6, P8_0 to P8_7, P9_0, P9_1	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P7_0, P7_1 and P8 can be used as LED drive ports.
Segment output	SEG0 to SEG39	0	LCD segment output pins.
Common output	COM0 to COM3, COMEXP	0	LCD common output pins.
LCD power supply	VL1	I	Apply the following voltage: 1 V $\leq$ VL1 $\leq$ VCC and VL1 $\leq$ VL2.
	VL2	I	Apply the following voltage: VL2 $\leq$ 5.5 V and VL1 $\leq$ VL2 $\leq$ VL3.
	VL3	I	Apply the following voltage: VL3 $\leq$ 5.5 V and VL2 $\leq$ VL3.

Table 1.21	Pin Functions for R8C/LA8A Group (2)
------------	--------------------------------------

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



#### 3. Memory

### 3. Memory

Figure 3.1 shows a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated higher addresses, beginning with address 03000h.

For example, two 1-Kbyte internal ROM (data flash) areas are allocated addresses 03000h to 037FFh. Two 2-Kbyte internal RAM (data flash) areas are allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 3.5-Kbyte internal RAM area is allocated addresses 00400h to 011FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map



### 5.1.3 Peripheral Function Characteristics

### Table 5.3A/D Converter Characteristics<br/>(Vcc/AVcc = Vref = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/<br/>-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Cond	itiona		Standard		Unit
Symbol	Falamelei		Cond	1110115	Min. Typ.	Max.	Offic	
-	Resolution		Vref = AVCC	-	-	10	Bit	
-	Absolute accuracy (2)	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN6 input	-	-	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN6 input	-	-	±5	LSB
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN6 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±2	LSB
			Vref = AVcc = 1.8 V AN0 to AN6 input		-	-	±2	LSB
φAD	A/D conversion clock		$4.0 \leq Vref = AVcc \leq 5.$	1	-	20	MHz	
			$3.2 \le Vref = AVcc \le 5.$	5 V (1)	1	-	16	MHz
			$2.7 \le V_{ref} = AV_{CC} \le 5.$	5 V (1)	1	-	10	MHz
			$1.8 \le V_{ref} = AV_{CC} \le 5.$	5 V (1)	1	-	8	MHz
-	Tolerance level impedance				-	3	-	kΩ
tCONV	Conversion time	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V$ , $\phi AD = 20 MHz$		2.2	-	-	μS
		8-bit mode	$Vref = AVCC = 5.0 V, \phi$	2.2	-	-	ms	
tSAMP	Sampling time		φAD = 20 MHz		0.8	-	-	μS
IVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	-	μA
Vref	Reference voltage				1.8	-	AVcc	V
Via	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.53	1.70	1.87	V

Notes:

1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

2. This applies when the peripheral functions are stopped.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

# Table 5.4Temperature Sensor Characteristics<br/>(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

Symbol	Parameter	Conditions		Unit		
Symbol	i alametei	Conditions	Min.	Тур.	Max.	Offic
Vtmp	Temperature sensor output voltage	1.8 V $\leq$ Vref = AVcc $\leq$ 5.5 V $\phi$ AD = 1.0 MHz to 5.0 MHz Ambient temperature = 25 °C	550	600	650	mV
-	Temperature coefficient	$1.8 V \le Vref = AVcc \le 5.5 V$ $\phi AD = 1.0 MHz$ to 5.0 MHz Ambient temperature = 25 °C	-	-2.1	_	mV/°C
-	Start-up time	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	_	200	μs
Ітмр	Operating current	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	100	-	μΑ

# Table 5.5Gain Amplifier Characteristics<br/>(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

Symbol	Parameter	Conditions		Unit		
	Faiametei	Conditions	Min.	Тур.	Max.	Unit
Vgain	Gain amplifier operating range		0.4	—	AVcc - 1.0	V
φAD	A/D conversion clock		1		5	MHz

# Table 5.6Comparator B Characteristics<br/>(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

Symbol	Parameter	Condition		Standard				
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit		
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V		
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V		
-	Offset		-	5	100	mV		
td	Comparator output delay time (1)	VI = Vref ± 100 mV	-	-	1	μS		
Ісмр	Comparator operating current	Vcc = 5.0 V	-	12	-	μΑ		

Note:

1. When the digital filter is disabled.



# Table 5.11Voltage Detection 2 Circuit Characteristics<br/>(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

Symbol	Parameter		;	ł	Unit		
Symbol	Farameter		Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0 <sup>(1)</sup>	At the falling c	3.70	4.0	4.30	V	
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			-	0.10	-	V
-	Voltage detection 2 circuit response time <sup>(2)</sup>	In operation	At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$	-	20	150	μs
		In stop mode	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	200	500	μs
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V		-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>			Ι	-	100	μS

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.


3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

### Table 5.12Power-on Reset Circuit Characteristics (1)<br/>(Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Falanielei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient		0	-	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



#### Figure 5.3 Power-on Reset Circuit Characteristics



### 5.1.4 DC Characteristics

Table 5.18DC Characteristics (1) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V]<br/>(Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter			ondition		Sta	andard		Unit
Symbol	F	arameter		manion		Min.	Тур.	Max.	Unit
Vон	Output "H" vo	oltage	Port P8 <sup>(1)</sup>	Vcc = 5V	Iон = -20 mA	Vcc - 2.0	-	Vcc	V
			Other pins	Vcc = 5V	Iон = -5 mA	Vcc - 2.0	-	Vcc	V
Vol	Output "L" vo	oltage	Port P8 <sup>(1)</sup>	Vcc = 5V	IoL = 20 mA	-	-	2.0	V
			Other pins	Vcc = 5V	IoL = 5 mA	-	-	2.0	V
VT+-VT-	- - - - - - - - - - - - - - - - - - -	INTO, INT1, INT2, INT3, INT5, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJ0IO, TRJ1IO, TRCTRG, TRCCLK, ADTRG, RXD0, CLK0, SSI, SCL, SDA, SSO				0.05	0.5	_	V
		RESET, WKUP0				0.1	0.8	-	V
Іін	Input "H" curi	rent	VI = 5 V, Vcc = 5 V			-	-	5.0	μA
lı∟	Input "L" curr	rent	VI = 0 V, $Vcc = 5 V$			-	-	-5.0	μΑ
Rpullup	Pull-up resist	tance	VI = 0 V, $Vcc = 5 V$			20	40	80	kΩ
Rfxin	Feedback 2 resistance	XIN				-	2.0	-	MΩ
RfxCIN	Feedback 2 resistance	XCIN				_	14	-	MΩ
Vram	RAM hold vo	ltage	During stop mode			1.8	-	-	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by P8DRR register. When the drive capacity is set to Low, the value of any other pin applies.




#### Table 5.21 DC Characteristics (4) [2.7 V $\leq$ Vcc < 4.0 V] (Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

							Condition			S	tanda	rd	
Symbol	Parameter		Oscil Cire	lation cuit	Osc	Chip illator	CPU Clock	Low-Power- Consumption	Other	Min.	Тур.	Мах	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting			(3)	-	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	mA
	supply current <sup>(1)</sup>	speed clock	10 MHz	Off	Off	125 kHz	No division	-		-	2.3	6	mA
		mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	_	2.9	_	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.8	-	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.0	-	mA
		High-	Off	Off	20 MHz	125 kHz	No division	-		-	5.0	11	mA
		speed	Off	Off	20 MHz		Divide-by-8	_		-	2.1		mA
		on-chip	Off	Off	10 MHz	125 kHz	No division	_		-	2.9		mA
		oscillator mode				-						_	
		mode	Off	Off	10 MHz	125 kHz	Divide-by-8	-		-	1.5	-	mA
		Low-	Off	Off	4 MHz	125 kHz		MSTCR0 = BEh MSTCR1 = 3Fh		-	0.9	-	mA
		Low- speed on-chip	Off	Off	Off	125 kHz	No division	VCA20 = 0		-	106	300	μA
		oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	54	200	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μА
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	2.5	31	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	-	3.1	-	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode	-	1.7	-	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25 °C Peripheral clock off	_	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85 °C Peripheral clock off	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25 °C	-	0.01	0.1	μA
1			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85 °C	-	0.02	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25 °C	-	1.3	4.5	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85 °C	-	2.2	-	μA

Notes:

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. 1. 2. 3. 4.





# Table 5.26Timing Requirements of External Clock Input (XIN, XCIN)<br/>(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

			Standard							
Symbol	Symbol Parameter		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		$Vcc = 5V$ , $Topr = 25^{\circ}C$			
		Min.	Max.	Min.	Max.	Min.	Max.			
tc(XIN)	XIN input cycle time	200	-	50	-	50	-	ns		
twh(xin)	XIN input "H" width	90	-	24	-	24	-	ns		
twl(XIN)	XIN input "L" width	90	-	24	-	24	-	ns		
tc(XCIN)	XCIN input cycle time	20	-	20	-	20	-	μS		
tWH(XCIN)	XCIN input "H" width	10	-	10	-	10	-	μS		
twl(xcin)	XCIN input "L" width	10	-	10	-	10	-	μS		






Figure 5.8 External Clock Input Timing

## Table 5.27Timing Requirements of TRJiIO (i = 0 or 1)<br/>(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless<br/>otherwise specified.)

		Standard						
Symbol	Parameter	$Vcc = 2.2V$ , $Topr = 25^{\circ}C$		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJilO input cycle time	500	-	300	-	100	-	ns
twh(trjio)	TRJilO input "H" width	200	-	120	-	40	-	ns
twl(trjio)	TRJilO input "L" width	200	-	120	-	40	-	ns







### 5.2 Electrical Characteristics (R8C/LA6A Group and R8C/LA8A Group)

#### 5.2.1 Absolute Maximum Ratings

#### Table 5.30 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) <sup>(1)</sup>	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) <sup>(1)</sup>	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) <sup>(1)</sup>	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) <sup>(1)</sup>	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG39		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature			-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temper	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



# Table 5.34Gain Amplifier Characteristics<br/>(VSS = 0 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless<br/>otherwise specified.)

Symbol	Baramatar	Conditions		Unit			
Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit	
VGAIN	Gain amplifier operating range		0.4	-	AVCC - 1.0	V	
φAD	A/D conversion clock		1	-	5	MHz	

#### Table 5.35 Comparator B Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard				
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit		
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V		
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V		
-	Offset		-	5	100	mV		
td	Comparator output delay time (1)	VI = Vref ± 100 mV	-	-	1	μS		
ICMP	Comparator operating current	Vcc = 5.0 V	-	12	-	μA		

Note:

1. When the digital filter is disabled.

### Table 5.36Flash Memory (Program ROM) Characteristics<br/>(Vcc = 1.8 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Symbol	Parameter	Conditions		Sta	ndard	Unit
			Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	-	-	times
-	Byte program time		_	80	-	μS
-	Block erase time	Internal ROM Capacity: 16 KB, 32 KB, 48 KB, 64 KB	-	0.12	-	S
		Internal ROM Capacity: 96 KB, 128 KB	-	0.2	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	_	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time <sup>(6)</sup>	Ambient temperature = 85°C	10	-	-	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



#### **Table 5.38 Voltage Detection 0 Circuit Characteristics** (VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Unit		
Symbol	Faranieter		Condition			Max.	Unit
Vdet0	Voltage detection level Vdet0_0 <sup>(1)</sup>			1.8	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)			2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (1)			2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (1)			3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time <sup>(3)</sup>	In operation	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	-	50	500	μS
		In stop mode	At the falling of Vcc from 5 V to (Vdet0 $_0$ – 0.1) V	-	100	500	μs
-	Voltage detection circuit self power consumption	VCA25 = 1, V	cc = 5.0 V	-	1.5	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>			-	-	100	μS

Notes:

Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register. 1.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0. 3.

Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

#### **Table 5.39 Voltage Detection 1 Circuit Characteristics** (VCC = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	ł	Unit
Symbol	Farameter		Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 <sup>(1)</sup>	At the falling of	of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	At the falling of Vcc			2.35	2.55	V
	Voltage detection level Vdet1_2 <sup>(1)</sup>	At the falling of	At the falling of Vcc		2.50	2.70	V
	Voltage detection level Vdet1_3 <sup>(1)</sup>	At the falling of	of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 <sup>(1)</sup>	At the falling of	of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 <sup>(1)</sup>	At the falling of	of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 <sup>(1)</sup>	At the falling of Vcc			3.10	3.40	V
	Voltage detection level Vdet1_7 <sup>(1)</sup>	At the falling of	of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 <sup>(1)</sup> At the falling of Vcc		3.15	3.40	3.70	V	
	Voltage detection level Vdet1_9 <sup>(1)</sup>	At the falling of Vcc			3.55	3.85	V
-	Voltage detection level Vdet1_A (1)	At the falling of	of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	At the falling of	of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	At the falling of Vcc			4.00	4.30	V
	Voltage detection level Vdet1_D (1)	At the falling of Vcc			4.15	4.45	V
	Voltage detection level Vdet1_E (1)	At the falling of	of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	At the falling of	of Vcc	4.20	4.45	4.75	V
-	Hysteresis width at the rising of Vcc in	Vdet1_0 to Vo	let1_5 selected	-	0.07	-	V
	voltage detection 1 circuit	Vdet1_6 to Vo	let1_F selected	-	0.10	-	V
-	Voltage detection 1 circuit response time <sup>(2)</sup>	In operation	At the falling of Vcc from $5 \text{ V to (Vdet1_0 - 0.1) V}$	-	60	150	μs
		In stop mode	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	-	250	500	μs
-	Voltage detection circuit self power consumption	VCA26 = 1, V	cc = 5.0 V	_	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>			-	-	100	μS

Notes:

Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register. 1.

Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1. 2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

## Table 5.42High-speed On-Chip Oscillator Circuit Characteristics<br/>(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless<br/>otherwise specified.)

Symbol	Parameter	Condition			Unit	
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	19.2	20	20.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	19.0	20	21.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V - 20°C ≤ Topr ≤ 85°C	17.694	18.432	19.169	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(1)</sup>	$\label{eq:VC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	17.510	18.432	19.353	MHz
-	Oscillation stability time		-	5	30	μS
-	Self power consumption at oscillation	$VCC = 5.0 V$ , $Topr = 25^{\circ}C$	-	530	-	μΑ

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

#### Table 5.43 Low-speed On-Chip Oscillator Circuit Characteristics

### (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

### Table 5.44 Power Supply Circuit Characteristics

#### (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = 25°C, unless otherwise specified.)

Symbol	Parameter	Condition	:	Unit		
Symbol Parameter		Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(1)</sup>		-	-	2000	μS
	power-on (1)					

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.



### 5.2.4 DC Characteristics

Table 5.47DC Characteristics (1) [4.0 V  $\leq$  Vcc  $\leq$  5.5 V]<br/>(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol		Parameter	Con	dition		Sta	andard		Unit
Symbol		Parameter	Con	allion		Min.	Тур.	Max.	Unit
Vон	Output "H"	voltage	Port P7_0, P7_1, P8 (1)	Vcc = 5V	Iон = -20 mA	Vcc - 2.0	-	Vcc	V
			Other pins	Vcc = 5V	Iон = -5 mA	Vcc - 2.0	-	Vcc	V
Vol	Output "L" v	voltage	Port P7_0, P7_1, P8 (1)	Vcc = 5V	IoL = 20 mA	-	-	2.0	V
			Other pins	Vcc = 5V	IoL = 5 mA	-	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2,           INT3, INT4, INT5,           INT6, INT7,           KI0, KI1, KI2, KI3,           KI4, KI5, KI6, KI7,           TRCIOA, TRCIOB,           TRCIOC, TRCIOD,           TRJ0IO, TRJ1IO,           TRJ2O, TRCTRG,           TRCLK, ADTRG,           RXD0, RXD2, CLK0,           CLK2, SSI, SCL,           SDA, SSO				0.05	0.5	_	V
		RESET, WKUP0				0.1	0.8	-	V
Ін	Input "H" cu	urrent	VI = 5 V, Vcc = 5 V			-	-	5.0	μΑ
lı∟	Input "L" cu	rrent	VI = 0 V, Vcc = 5 V			-	-	-5.0	μΑ
Rpullup	Pull-up resi	stance	VI = 0 V, Vcc = 5 V			20	40	80	kΩ
Rfxin	Feedback resistance	XIN				_	2.0	-	MΩ
Rfxcin	Feedback resistance	XCIN				-	14	-	MΩ
Vram	RAM hold v	voltage	During stop mode			1.8	-	-	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.



							Condition			S	tanda	rd	
•	Parameter		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power- Consumption	Other	Min.	Тур.	Max	Uni
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting			(3)	•	
CC	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	m/
	current <sup>(1)</sup>	speed clock mode	16 MHz	Off	Off	125 kHz	No division	-		-	3.9	8	m/
			10 MHz	Off	Off	125 kHz	No division	-		-	2.3	-	mA
			20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	-	3.1	-	m/
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.8	-	m/
			16 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.5	-	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.0	I	m/
		High-	Off	Off	20 MHz	125 kHz	No division	-		-	5.0	11	m/
		speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	Divide-by-8	-		-	2.1	I	m/
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh		-	0.9	-	m/
		Low- speed on-chip	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0		-	110	320	μA
		oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	63	220	μA
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	60	220	μA
			Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	46	-	μΑ
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μΑ
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off		2.8	33	μΑ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT       LCD drive         instruction is       control         executed       circuit (4)         Peripheral       When         clock off       external         Timer RH       division         operation in       resistors are         real-time       used	-	4.6	-	μΑ
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode		2.4	1	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		0.5	2.2	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C	-	0.01	0.1	μA
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C	-	0.03	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C	-	1.8	6.4	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C	-	2.7	I	μA

#### **Table 5.48** DC Characteristics (2) [4.0 V $\leq$ Vcc $\leq$ 5.5 V] (Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. 2. 3. 4.

Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.

### 5.2.5 AC Characteristics

# Table 5.53Timing Requirements of Synchronous Serial Communication Unit (SSU)<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C<br/>(D version), unless otherwise specified.)

Cumbal	Doromoto		Conditions		Standard			
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	e		4	-	-	tCYC <sup>(1)</sup>	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
t∟o	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC <sup>(1)</sup>	
	time	Slave		_	-	1	μS	
tFALL	SSCK clock falling	Master		-	-	1	tCYC <sup>(1)</sup>	
	time	Slave		_	-	1	μS	
tsu	SSO, SSI data input s	setup time		100	-	-	ns	
tн	SSO, SSI data input I	nold time		1	-	-	tCYC <sup>(1)</sup>	
tlead	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	_	ns	
tod	SSO, SSI data output	delay time		-	-	1tcyc + 20	ns	
tSA	SSI slave access time	9	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns	
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns	

Note:

1. 1tcyc = 1/f1(s)






Figure 5.17 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



### **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics web site.

