

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	72
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la88adfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/LA3A Group. Figure 1.6 shows a Block Diagram of R8C/LA5A Group. Figure 1.7 shows a Block Diagram of R8C/LA6A Group. Figure 1.8 shows a Block Diagram of R8C/LA8A Group.



Figure 1.5 Block Diagram of R8C/LA3A Group







Pin N	umber		1			I/O Pin Functions for	r Periphera	al Modules		
LA8A	LA6A	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, Comparator B	LCD drive Control Circuit
69	58		P6_6		(TRB0O/ TRCIOB/ TRCIOC)				AN9/IVREF3	
70	59		P6_5		(TRB1O/ TRCIOB/ TRCIOD)				AN8/IVREF1	
71	60		P6_4				(SSO)	(SDA)	AN7	
72	61		P6_3				(SSCK)	(SCL)	AN6	
73	62		P6_2		(TRJ0IO)		(SSI)		AN5	
74	63		P6_1		(TRJ1IO)		(SCS)		AN4	
75			P6_0		(TRJ2IO)				AN3	
76			P7_6		(TRB0O)				AN2	
77			P7_5		TRB10				AN1	
78			P7_4						AN0	
79			P7_3			(CTS2/RTS2)				
80			P7_2		TRJ0O	(RXD2/SCL2/ TXD2/SDA2)				

 Table 1.17
 Pin Name Information by Pin Number (R8C/LA6A Group, R8C/LA8A Group)(3)

Note:

1. The pin in parentheses can be assigned by a program.



Item	Pin Name	I/O Type	Description
I ² C bus	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter.
A/D converter	AN0 to AN6	I	A/D converter analog input pins.
	ADTRG	I	AD external trigger input pin.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
I/O ports	P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_6, P7_0 to P7_2, P8_0 to P8_7, P9_0, P9_1	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Port P8 can be used as LED drive ports.
Segment output	SEG0 to SEG26	0	LCD segment output pins.
Common output	COM0 to COM3, COMEXP	0	LCD common output pins.
LCD power supply	VL1	I	Apply the following voltage: 1 V \leq VL1 \leq VCC and VL1 \leq VL2.
	VL2	I	Apply the following voltage: VL2 \leq 5.5 V and VL1 \leq VL2 \leq VL3.
	VL3	I	Apply the following voltage: VL3 \leq 5.5 V and VL2 \leq VL3.

Table 1.19	Pin Functions for R8C/LA5A Group (2)
------------	--------------------------------------

I: Input O: Output I/O: Input and output Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h	INT7 Interrupt Control Register	INT7IC	XX00X000b
0044h			
0045h	INT5 Interrupt Control Register	INT5IC	XX00X000b
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RH Interrupt Control Register	TRHIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RJ0 Interrupt Control Register	TRJOIC	XXXXX000b
0057h	Timer RB1 Interrupt Control Register	TRB1IC	XXXXX000b
0058h	Timer RB0 Interrupt Control Register	TRBOIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	IN 13 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RJ1 Interrupt Control Register	TRJ1IC	XXXXX000b
005Ch		INTOIO	XX20X000h
005Dh	IN I U Interrupt Control Register	INTUIC	
005EN			
005FN			
00600			
0062h			
000211 0063b			
0003h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah	CD Interrupt Control Register		XXXXX000b
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h		l	
0071h		1	
0072h	Voltage monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h	· · · ·		
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

Table 4.2	SFR Information	for R8C/LA	5A Group	(2) (1)
				_ / ` '

X: Undefined

Notes:

Blank spaces are reserved. No access is allowed.
 Selectable by the IICSEL bit in the SSUIICSR register.



Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:	·		
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFN	ID4		(Note 2)
			(Nata 2)
FFF30	5UI		(Note 2)
FFF7h			(Note 2)
	100		(10010-2)
FFFBh	ID7		(Note 2)
:	1		· · · · ·
FFFFh	Option Function Select Register	OFS	(Note 1)

 Table 4.19
 ID Code Areas and Option Function Select Area

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5.1.3 Peripheral Function Characteristics

Table 5.3A/D Converter Characteristics
(Vcc/AVcc = Vref = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)

Symbol	l Parameter Conditio		tiona	Standard			Llnit		
Symbol	Faldillelel		Conditions			Тур.	Max.	Unit	
-	Resolution		Vref = AVCC		-	-	10	Bit	
-	Absolute accuracy (2)	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN6 input	-	-	±3	LSB	
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±5	LSB	
			Vref = AVCC = 1.8 V	AN0 to AN6 input	-	-	±5	LSB	
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN6 input	-	-	±2	LSB	
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±2	LSB	
			Vref = AVCC = 1.8 V	AN0 to AN6 input	-	-	±2	LSB	
φAD	A/D conversion clock		$4.0 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		1	-	20	MHz	
			$3.2 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		1	-	16	MHz	
			$2.7 \leq Vref = AVcc \leq 5.5 V$ ⁽¹⁾		1	-	10	MHz	
			$1.8 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		1	-	8	MHz	
-	Tolerance level impedance				-	3	-	kΩ	
t CONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 V, \phi A$	AD = 20 MHz	2.2	-	—	μS	
		8-bit mode	$Vref = AVCC = 5.0 V, \phi A$	AD = 20 MHz	2.2	-	-	ms	
t SAMP	Sampling time		φAD = 20 MHz		0.8	-	_	μS	
lVref	Vref current		Vcc = 5 V, XIN = f1 = c	∳AD = 20 MHz	-	45	-	μA	
Vref	Reference voltage				1.8	-	AVcc	V	
VIA	Analog input voltage (3)				0	-	Vref	V	
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MHz}$	2	1.53	1.70	1.87	V	

Notes:

1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

2. This applies when the peripheral functions are stopped.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4Temperature Sensor Characteristics
(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Conditions		Lloit		
Symbol	i didineter	Conditions	Min.	Тур.	Max.	Offic
Vtmp	Temperature sensor output voltage	$\begin{array}{l} 1.8 \ V \leq Vref = AVcc \leq 5.5 \ V \\ \phi AD = 1.0 \ MHz \ to \ 5.0 \ MHz \\ Ambient \ temperature = 25 \ ^{\circ}C \end{array}$	550	600	650	mV
_	Temperature coefficient	$\begin{array}{l} 1.8 \ V \leq Vref = AVcc \leq 5.5 \ V \\ \phi AD = 1.0 \ MHz \ to \ 5.0 \ MHz \\ Ambient \ temperature = 25 \ ^{\circ}C \end{array}$	1	-2.1	Ι	mV/°C
_	Start-up time	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	-	200	μs
Ітмр	Operating current	$\begin{array}{l} 1.8 \ V \leq Vref = AVcc \leq 5.5 \ V \\ \phi AD = 1.0 \ MHz \ to \ 5.0 \ MHz \end{array}$	_	100	_	μA











Table 5.34Gain Amplifier Characteristics
(VSS = 0 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Conditions		Linit		
		Conditions	Min.	Тур.	Max.	Unit
VGAIN	Gain amplifier operating range		0.4	-	AVCC - 1.0	V
φAD	A/D conversion clock		1	-	5	MHz

Table 5.35 Comparator B Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Doromotor	Condition		Lloit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
td	Comparator output delay time (1)	VI = Vref ± 100 mV	-	-	1	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	12	-	μΑ

Note:

1. When the digital filter is disabled.

Table 5.36Flash Memory (Program ROM) Characteristics
(Vcc = 1.8 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Symbol	Parameter	Conditions		Standard		Linit
			Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	-	-	times
-	Byte program time		-	80	-	μs
-	Block erase time	Internal ROM Capacity: 16 KB, 32 KB, 48 KB, 64 KB	-	0.12	-	S
		Internal ROM Capacity: 96 KB, 128 KB	_	0.2	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		_	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	_	5.5	V
-	Read voltage		1.8	_	5.5	V
-	Program, erase temperature		0	_	60	°C
-	Data hold time (6)	Ambient temperature = 85°C	10	-	_	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.37 Flash Memory (Data flash Block A and Block B) Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditiona		Sta	ndard	Linit
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	Ι	-	times
-	Byte program time (program/erase endurance \leq 10,000 times)		_	150	-	μs
-	Block erase time (program/erase endurance \leq 10,000 times)	Internal ROM Capacity: 1 KB × 2	-	0.05	1	s
		Internal ROM Capacity: 2 KB × 2	-	0.055	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		-20 (6)	-	85	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 85 °C	10	-	-	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







Table 5.40Voltage Detection 2 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless
otherwise specified.)

Symbol	Boromotor			Unit			
Symbol			Condition			Max.	
Vdet2	Voltage detection level Vdet2_0 ⁽¹⁾	At the falling of	of Vcc	3.70	4.0	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	In operation	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
		In stop mode	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	200	500	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V		-	1.7	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			-	-	100	μS

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.41Power-on Reset Circuit Characteristics (1)
(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Lloit		
	Faidinetei	Condition	Min.	Тур.	Max.	Onit
trth	External power Vcc rise gradient		0	-	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



 tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.14 Power-on Reset Circuit Characteristics



5.2.4 DC Characteristics

Table 5.47DC Characteristics (1) [4.0 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Con	dition		Sta	andard		Linit	
Symbol		Falameter	Con	allon		Min.	Тур.	Max.	Unit
Vон	Output "H"	voltage	Port P7_0, P7_1, P8 (1)	Vcc = 5V	Iон = -20 mA	Vcc - 2.0	-	Vcc	V
			Other pins	Vcc = 5V	Іон = -5 mA	Vcc - 2.0	-	Vcc	V
Vol	Output "L" v	/oltage	Port P7_0, P7_1, P8 (1)	Vcc = 5V	IoL = 20 mA	-	-	2.0	V
			Other pins	Vcc = 5V	IoL = 5 mA	-	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJOIO, TRJIIO, TRJOO, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO				0.05	0.5	_	V
Ін	Input "H" cu	ırrent	VI = 5 V, Vcc = 5 V			-	-	5.0	μA
lı∟	Input "L" cu	rrent	VI = 0 V, Vcc = 5 V			-	-	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		20	40	80	kΩ	
Rfxin	Feedback resistance	XIN				-	2.0	-	MΩ
RfxCIN	Feedback XCIN resistance					-	14	-	MΩ
VRAM	RAM hold v	voltage	During stop mode			1.8	-	-	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.



Table 5.49	DC Characteristics (3) [2.7 V \leq Vcc $<$ 4.0 V]
	(Topr = -20 to 85° C (N version)/ -40 to 85° C (D version), unless otherwise specified.)

Symbol	Doro	motor	Condition		St	Lloit		
Symbol	Fala	lineter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Port P7_0, P7_1, P8 (1)	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Other pins	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage		Port P7_0, P7_1, P8 (1)	IoL = 5 mA	-	_	0.5	V
				lo∟ = 1 mA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJOIO, TRJ1IO, TRJ2IO, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO			0.05	0.4	_	V
		RESET, WKUP0			0.1	0.8	-	V
Ін	Input "H" current		VI = 3 V, Vcc = 3 V		-	-	5.0	μΑ
lı∟	Input "L" current		VI = 0 V, VCC = 3 V		-	-	-5.0	μA
RPULLUP	Pull-up resistance		$VI = \overline{0} V, VCC = 3 V$		25	80	140	kΩ
RfXIN	Feedback resistance XIN				_	2.0	_	MΩ
RfXCIN	Feedback resistance	XCIN			_	14	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	-	V

Note:

This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.



							Condition			S	tanda	rd	T
Symbol	Parameter		Oscil Cir	lation cuit	On Osc	-Chip cillator	CPU Clock	Low-Power-	Other	Min	Тур.	Max	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed	OF O OROCK	Setting	Guici	IVIIII.	(3)	•	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	mA
	supply	clock	10 MHz	Off	Off	125 kHz	No division	-		-	2.3	6	mΑ
	current	mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	-	2.9	-	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.8	-	mΑ
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.0	-	mΑ
		High-	Off	Off	20 MHz	125 kHz	No division	-		-	5.0	11	mΑ
		speed	Off	Off	20 MHz	125 kHz	Divide-by-8	-		-	2.1	-	mA
		on-chip oscillator	Off	Off	10 MHz	125 kHz	No division	-		-	2.9	-	mΑ
		mode	Off	Off	10 MHz	125 kHz	Divide-by-8	-		-	1.5	-	mA
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTCR0 = BEh MSTCR1 = 3Fh		-	0.9	-	mA
		Low- speed	Off	Off	Off	125 kHz	No division	FMR27 = 1 VCA20 = 0		-	106	300	μA
		on-cnip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	54	200	μΑ
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μΑ
	mode		Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μΑ
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	2.5	31	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT LCD drive instruction is control circuit executed (4) Peripheral When externa clock off division Timer RH resistors are operation in real-time clock mode		3.1	-	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode	-	1.7	-	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C	-	0.01	0.1	μΑ
			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C	-	0.02	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25°C	-	1.3	4.5	μA
		Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85°C	-	2.2	-	μA	

Table 5.50 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Notes:

1. 2. 3. 4.

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG39 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.







Figure 5.17 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



Table 5.54Timing Requirements of I²C bus Interface (1)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version),
unless otherwise specified.)

Symbol	Parameter	Condition	Sta	andard		Llnit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
tscl	SCL input cycle time		12tcyc + 600 (1)	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽¹⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 (1)	-	-	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc (1)	ns
t BUF	SDA input bus-free time		5tcyc (1)	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽¹⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tcyc (1)	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽¹⁾	-	-	ns
tSDAS	Data input setup time		1tcyc + 40 (1)	-	-	ns
t SDAH	Data input hold time		10	_	-	ns

Note:

1. 1tcyc = 1/f1(s)



Figure 5.18 I/O Timing of I²C bus Interface



Table 5.55Timing Requirements of External Clock Input (XIN, XCIN)
(Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise
specified.)

Symbol Parameter		Vcc = 2.2V,	Vcc = 2.2V, Topr = 25°C		Topr = 25°C	Vcc = 5V, 7	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	-	50	-	50	-	ns
twh(xin)	XIN input "H" width	90	-	24	-	24	-	ns
twl(XIN)	XIN input "L" width	90	-	24	-	24	-	ns
tc(XCIN)	XCIN input cycle time	20	-	20	-	20	-	μS
twh(xcin)	XCIN input "H" width	10	-	10	-	10	-	μS
twl(xcin)	XCIN input "L" width	10	-	10	-	10	-	μS



Figure 5.19 External Clock Input Timing

Table 5.56Timing Requirements of TRJiIO (i = 0 to 2)
(Vss = 0 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise
specified.)

		Standard						
Symbol	Parameter	$Vcc = 2.2V$, $Topr = 25^{\circ}C$		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJilO input cycle time	500	-	300	-	100	-	ns
twh(trjio)	TRJilO input "H" width	200	-	120	-	40	-	ns
twl(trjio)	TRJilO input "L" width	200	-	120	-	40	-	ns







REVISION HISTORY R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, R8C/LA8A Group Datasheet

Boy	Data		Description
Rev.	Dale	Page	Summary
1.00	Dec 21, 2010	32	"The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh." deleted Figure 3.1 revised
		33 to 41	Tables 4.1 to 4.9 SFR information for R8C/LA5A Group added
		52 to 98	"5. Electrical Characteristics" added
		92	Package Dimensions "PVQN0064LB-A" deleted
1.01	Oct 28, 2011	1	1.1 " data flash (1 KB × 2 blocks)." \rightarrow " data flash."
		10	Table 1.11, Figure 1.3 revised
		11	Table 1.12, Figure 1.4 revised
		32	3 revised, Figure 3.1 revised
		60	Table 5.12 revised
		80	Table 5.36 revised
		81	Table 5.37 revised
		83	Table 5.41 revised

All trademarks and registered trademarks are the property of their respective owners.