

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	72
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	3.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2la88anfa-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Item		iction			Specification				
Timer	Timer RB0,	, Timer RB1	8 bits × 2 (with 8-bit prescaler)						
					programmable waveform generation mode				
				(PWM output), programmable one-shot generation mode, programmable wa					
				one-shot generation mode					
	Timer RC			h 4 capture/com	. ,				
					unction, output compare function),				
					PWM2 mode (PWM output: 1 pin)				
	Timer RH				g of seconds, minutes, hours, day of the week,				
				ear), output com					
		R8C/LA3A	Timer RJ0,	16 bits × 2	Timer mode (period timer), pulse output mode				
	Timer RJ1		Timer RJ1		(output level inverted every period), event counter mode, pulse width measurement mode,				
	Timer RJ2				pulse period measurement mode				
		Group	-						
		R8C/LA6A							
		Group	Time or D 10	10 hits 0	-				
		R8C/LA8A	Timer RJ0,	16 bits × 3					
		Group	Timer RJ1, Timer RJ2						
Serial	UART0		1 channel						
Interface	UARTU			nous serial I/O/L	IART				
Internace	UART2		1 channel						
	0/11/2		Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor						
			communication function						
Synchron	ous Serial		1 (shared with I ² C-bus)						
	cation Unit (SSU)	i (Shared With	1 0-503)					
I ² C bus		,	1 (shared with SSU)						
A/D Conv	erter	R8C/LA3A	10-bit resolutio	n × 5 channels,	including sample and hold function, with sweep				
		Group			luded (measurement temperature range:				
			–20 to 85 °C (N	V version)/ -40 t	to 85 °C (D version))				
		R8C/LA5A	10-bit resolutio	n × 7 channels,	including sample and hold function, with sweep				
		Group			luded (measurement temperature range:				
					to 85 °C (D version))				
		R8C/LA6A			including sample and hold function, with sweep				
		Group			luded (measurement temperature range:				
			-20 to 85 °C (N version)/ -40 to 85 °C (D version))						
		R8C/LA8A			s, including sample and hold function, with sweep				
		Group	mode, temperature sensor included (measurement temperature range:						
0		D00/ 403	-20 to 85 °C (N version)/ -40 to 85 °C (D version))						
Comparat	or B	R8C/LA3A	1 circuit (comp	arator B1)					
		Group	O ainavita (c.e.e.	neveter D4					
		R8C/LA5A	∠ circuits (com	parator B1, com	iparator B3)				
Group									
		R8C/LA6A							
		Group	4						
		R8C/LA8A Group							
L		Group							

Table 1.7Specifications (2)



1.4 Pin Assignments

Figures 1.9 to 1.12 show pin assignments (top view). Tables 1.13 to 1.17 list the pin name information by pin number.




Figure 1.9 Pin Assignment (Top View) of PLQP0032GB-A Package



Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.9 list SFR information for R8C/LA5A Group, Tables 4.10 to 4.18 list SFR information for R8C/LA8A Group, and Table 4.19 lists the ID Code Areas and Option Function Select Area. The description offered in this chapter is based on the R8C/LA8A Group.

Table 4.1	SFR Information for R8C/LASA Group (1) (1		
Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
			00000100b ⁽²⁾
0006h	System Clock Control Register 0	CM0	0010000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register 0	MSTCR0	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	XXh ⁽³⁾
000Ch	Oscillation Stop Detection Register	OCD	00000100b ⁽⁴⁾
			00h ⁽⁴⁾
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDTC	00111111b
000FN	Module Standby Control Register 1	MSTCR1	00h
0010h		INIG TOR T	
0011h			
0012h 0013h			
0013h 0014h			
0014h 0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
66 (B)			1000000b ⁽⁵⁾
001Dh			
001Eh			
001Fh			
0020h	Power-Off Mode Control Register 0	POMCR0	XXXXXX00b
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Frequency Control Register 0	FRC0	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h			
0029h	High-Speed On-Chip Oscillator 18 MHz Set Value Register 0	FR18S0	XXh
002Ah	High-Speed On-Chip Oscillator 18 MHz Set Value Register 1	FR18S1	XXh
002Bh			
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Frequency Control Register 1	FRC1	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁶⁾
			00100000b ⁽⁷⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0030h		VDILO	
0037h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b ⁽⁶⁾
003011		***00	1100X010b (0) 1100X011b (7)
00001	Voltana Manitan A Oissuit Osutusl Danistan	10040	
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

Table 4.1 SFR Information for R8C/LA5A Group (1) (1)

 0039h
 Voltage Monitor Longer Construction

 X: Undefined Notes:
 1.

 1. Blank spaces are reserved. No access is allowed.
 2. The CSPRO bit in the CSPR register is set to 1.

 3. The CWR bit in the RSTFR register is set to 0 after power-on, voltage monitor 0 reset, or exit from power-off 0 mode. Hardware reset, software reset, or watchdog timer reset does not after this bit.

 4. The reset value differs depending on the mode.

 5. The CSPROINI bit in the OFS register is set to 0.

 6. The LVDAS bit in the OFS register is set to 1.

 7. The LVDAS bit in the OFS register is set to 0.



Address	Register	Symbol	After Reset
0180h	Timer RJ Pin Select Register	TRJSR	00h
0181h	Timer RB Pin Select Register	TRBSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Timer RH Second Interrupt Control Register	TRHICR	X0XXXXXb
UTODIT	Timer RH Second Interrupt Control Register	TRIBER	00000001b ⁽³⁾
	INT laterment leavet Die Onlant Denister	INTOD	
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾	SSRDR/ICDRR	FFh
0190h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDRH	FFh
	SS Receive Data Register H (2)		
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL/ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER/ICIER	00h
019Ch	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR/ICSR	00h/0000X000b
019Dh		SSMR2/SAR	00h
	SS Mode Register 2 / Slave Address Register (2)	SSININZ/SAN	0011
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01A3h			
01AAn 01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	000000X0b
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B/h			
01B8h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
UIDLII			

Table 4.16 SFR Information for R8C/LA8A Group (7)	(1)
---	-----

X: Undefined

Notes:

Blank spaces are reserved. No access is allowed.
 Selectable by the IICSEL bit in the SSUIICSR register.
 This is the reset value after reset by RTCRST bit in TRHCR register.



5. Electrical Characteristics

5.1 Electrical Characteristics (R8C/LA3A Group and R8C/LA5A Group)

5.1.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vcc/AVcc S Vi Ir	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
P5_5/VL2 P5_6/VL3	P5_5/VL2		VL1 to VL3	V	
	P5_6/VL3		VL2 to 6.5	V	
	Other pins		-0.3 to Vcc + 0.3	V	
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG26		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40 \ ^{\circ}C \le T_{opr} \le 85 \ ^{\circ}C$	500	mW
Topr				-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temper	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



5.1.3 Peripheral Function Characteristics

Table 5.3A/D Converter Characteristics
(Vcc/AVcc = Vref = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter		Cond	itiona		Standard		Unit
Symbol	Falamelei		Cond	1110115	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC		-	-	10	Bit
-	Absolute accuracy (2)	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN6 input	-	-	±3	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±5	LSB
			Vref = AVCC = 1.8 V	AN0 to AN6 input	-	-	±5	LSB
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 V$	AN0 to AN6 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN6 input	-	-	±2	LSB
			Vref = AVCC = 1.8 V	AN0 to AN6 input	-	-	±2	LSB
φAD	A/D conversion clock		$4.0 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		1	-	20	MHz
			$3.2 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		1	-	16	MHz
				$2.7 \leq V_{ref} = AV_{CC} \leq 5.5 \ V^{(1)}$		-	10	MHz
			$1.8 \le V_{ref} = AV_{CC} \le 5.$	5 V (1)	1	-	8	MHz
-	Tolerance level impedance				-	3	-	kΩ
tCONV	Conversion time	10-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	μS
		8-bit mode	$Vref = AVCC = 5.0 V, \phi$	AD = 20 MHz	2.2	-	-	ms
tSAMP	Sampling time		φAD = 20 MHz		0.8	-	-	μS
IVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	-	μA
Vref	Reference voltage				1.8	-	AVcc	V
Via	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.53	1.70	1.87	V

Notes:

1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

2. This applies when the peripheral functions are stopped.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4Temperature Sensor Characteristics
(Vss = 0 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Conditions		Unit		
Symbol	i alametei	Conditions	Min.	Тур.	Max.	Offic
Vtmp	Temperature sensor output voltage	1.8 V \leq Vref = AVcc \leq 5.5 V ϕ AD = 1.0 MHz to 5.0 MHz Ambient temperature = 25 °C	550	600	650	mV
-	Temperature coefficient	$1.8 V \le Vref = AVcc \le 5.5 V$ $\phi AD = 1.0 MHz$ to 5.0 MHz Ambient temperature = 25 °C	-	-2.1	_	mV/°C
-	Start-up time	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	_	200	μs
Ітмр	Operating current	$1.8 \text{ V} \le \text{Vref} = \text{AVcc} \le 5.5 \text{ V}$ $\phi \text{AD} = 1.0 \text{ MHz}$ to 5.0 MHz	-	100	-	μΑ

Symbol	Parameter	Conditions		Sta	ndard	1.1.4.14
			Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	-	-	times
_	Byte program time		-	80	-	μS
-	Block erase time		-	0.12	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		0	-	60	°C
_	Data hold time ⁽⁶⁾	Ambient temperature = 85 °C	10	-	-	year

Table 5.7Flash Memory (Program ROM) Characteristics
(Vcc = 1.8 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.)

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.11Voltage Detection 2 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Symbol Parameter Co		Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0 ⁽¹⁾	At the falling c	of Vcc	3.70	4.0	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	In operation	At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$	-	20	150	μs
		In stop mode	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	200	500	μs
-	Voltage detection circuit self power consumption	VCA27 = 1, V	cc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			Ι	-	100	μS

Notes:

1. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12Power-on Reset Circuit Characteristics (1)
(Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Falanielei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient		0	-	50000	mV/ms

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Characteristics



Table 5.13High-speed On-Chip Oscillator Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V - 20 °C \leq Topr \leq 85 °C	19.2	20	20.8	MHz
		Vcc = 1.8 V to 5.5 V - 40 °C ≤ Topr ≤ 85 °C	19.0	20	21.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V - 20 °C ≤ Topr ≤ 85 °C	17.694	18.432	19.169	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽¹⁾	Vcc = 1.8 V to 5.5 V - 40 °C ≤ Topr ≤ 85 °C	17.510	18.432	19.353	MHz
-	Oscillation stability time		-	5	30	μS
-	Self power consumption at oscillation	VCC = 5.0 V, Topr = 25 $^{\circ}$ C	-	530	-	μΑ

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Characteristics

(Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Unit	
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Onit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μA
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	$VCC = 5.0 V$, Topr = $25^{\circ}C$	-	2	-	μA

Table 5.15 Power Supply Circuit Characteristics

(VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = 25 °C, unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽¹⁾		-	-	2000	μS

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Table 5.16 LCD Drive Control Circuit Characteristics (Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falamelei	Condition	Min.	Тур.	Max.	Unit
VLCD	LCD power supply voltage	VLCD = VL3	2.2	-	5.5	V
VL2	VL2 voltage		VL1	-	VL3	V
VL1	VL1 voltage		1	-	VL2 (2)	V
f(FR)	Frame frequency		50	-	180	Hz
ILCD	LCD drive control circuit current		_	(1)	-	μΑ

Notes:

Refer to Table 5.19 DC Characteristics (2), Table 5.21 DC Characteristics (4), and Table 5.23 DC Characteristics (6).
 The VL1 voltage should be VCC or below.

Table 5.17 **Power-Off Mode Characteristics**

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
	Falamelei	Condition	Min.	Тур.	Max.	Unit
-	Power-off mode operating supply voltage		1.8	-	5.5	V



Table 5.21 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85 °C (N version)/ -40 to 85 °C (D version), unless otherwise specified.)

							Condition			S	tanda	rd	
Symbol	Parameter		Oscil Cire	lation cuit	Osc	Chip illator	CPU Clock	Low-Power- Consumption	Other	Min.	Тур.	Мах	Unit
			XIN (2)	XCIN	High- Speed	Low- Speed		Setting			(3)	-	
lcc	Power	High-	20 MHz	Off	Off	125 kHz	No division	-		-	4.7	10	mΑ
	supply current ⁽¹⁾	speed clock	10 MHz	Off	Off	125 kHz	No division	-		-	2.3	6	mA
		mode	20 MHz	Off	Off	Off	No division	FMR27 = 1 MSTCR0 = BEh MSTCR1 = 3Fh	Flash memory off Program operation on RAM Module standby setting enabled	_	2.9	_	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.8	-	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	-		-	1.0	-	mA
		High-	Off	Off	20 MHz	125 kHz	No division	-		-	5.0	11	mA
		speed	Off	Off	20 MHz		Divide-by-8	_		-	2.1		mA
		on-chip	Off	Off	10 MHz	125 kHz	No division	_		-	2.9		mA
		oscillator mode				-						_	
		mode	Off	Off	10 MHz	125 kHz	Divide-by-8	-		-	1.5	-	mA
			Off	Off	4 MHz	125 kHz		MSTCR0 = BEh MSTCR1 = 3Fh		-	0.9	-	mA
		Low- speed on-chip	Off	Off	Off	125 kHz	No division	VCA20 = 0		-	106	300	μA
		oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		-	54	200	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		-	54	200	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	-	36	-	μA
		Wait mode	Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	-	9.0	50	μА
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	-	2.5	31	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real-time clock mode	-	3.1	-	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RH operation in real- time clock mode	-	1.7	-	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25 °C Peripheral clock off	_	0.5	2.2	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85 °C Peripheral clock off	-	1.2	-	μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25 °C	-	0.01	0.1	μA
1			Off	Off	Off	Off	-	-	Power-off 0 Topr = 85 °C	-	0.02	-	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 25 °C	-	1.3	4.5	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Power-off 2 Topr = 85 °C	-	2.2	-	μA

Notes:

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL3 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG26 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. 1. 2. 3. 4.

5.1.5 AC Characteristics


Table 5.24Timing Requirements of Synchronous Serial Communication Unit (SSU)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version)/
-40 to 85 °C (D version), unless otherwise specified.)

Symbol	Paramete	w	Conditions		Stand	lard	Unit
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	e		4	-	-	tcyc (1)
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tlo	SSCK clock "L" width	SSCK clock "L" width		0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tcyc (1)
	time	Slave		-	_	1	μs
t FALL	SSCK clock falling	Master		-	-	1	tcyc (1)
	time	Slave		-	_	1	μs
ts∪	SSO, SSI data input s	etup time		100	-	-	ns
tн	SSO, SSI data input h	old time		1	-	-	tcyc (1)
tlead	SCS setup time	Slave		1tcyc + 50	-	-	ns
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns
tod	SSO, SSI data output	delay time		-	-	1tcyc + 20	ns
tSA	SSI slave access time)	$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	-	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f1(s)










Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)



5.2 Electrical Characteristics (R8C/LA6A Group and R8C/LA8A Group)

5.2.1 Absolute Maximum Ratings

Table 5.30 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vı	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾		V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		P5_4/VL1		-0.3 to VL2 (2)	V
		P5_5/VL2		VL1 to VL3	V
		P5_6/VL3		VL2 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) ⁽¹⁾	-0.3 to 1.9	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) ⁽¹⁾	-0.3 to Vcc + 0.3	V
		COM0 to COM3		-0.3 to VL3	V
		SEG0 to SEG39		-0.3 to VL3	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambi	ent temperature		-20 to 85 (N version)/ -40 to 85 (D version)	°C
Tstg	Storage temper	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



5.2.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85° C (N version)/ -40 to 85° C (D version), unless **Table 5.31** otherwise specified.)

Symbol		P	arameter		Conditions		Standard		Unit
-		1	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	11 2 0					1.8	-	5.5	V
Vss/AVss		-				-	0	-	V
Viн	Input "H" voltage	Other th	nan CMOS in	put	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.8 Vcc	-	Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0.8 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.9 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.8 Vcc	-	Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc	-	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	-	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS in	put	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.2 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	-	0.2 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.05 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	-	0.2 Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.3 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.2 Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.55 Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.45 Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0	-	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	eak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	vg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Port P7	_0, P7_1, P8	(2)		_	_	-40	mA
. ,	current	Other p				-	_	-10	mA
IOH(avg)	Average output		_0, P7_1, P8	(2)		-	_	-20	mA
1011(u19)	"H" current ⁽¹⁾	Other p				_	_	-5	mA
IOL(sum)	Peak sum output		all pins IOL(pe	aak)		_	_	160	mA
	"L" current								
IOL(sum)	Average sum output "L" current		all pins IOL(av			-	-	80	mA
IOL(peak)	Peak output "L"	Port P7	_0, P7_1, P8	(2)		-	-	40	mA
	current	Other p	ins			-	-	10	mA
IOL(avg)	Average output		_0, P7_1, P8	; (2)		-	-	20	mΑ
	"L" current (1)	Other p	ins			-	-	5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	2	-	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	2	_	8	MHz
f(XCIN)	XCIN oscillation f	requency	1		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	32.768	-	kHz
	XCIN external clo				$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	- 1	-	50	kHz
fOCO20M	When used as the			er RC ⁽³⁾	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	18.432	_	20	MHz
fOCO-F	fOCO-F frequenc			-	2.7 V ≤ Vcc ≤ 5.5 V	- 1	-	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	-	8	MHz
_	System clock free	uencv			$2.7 V \le Vcc \le 5.5 V$	-	-	20	MHz
	- , 0.000.000				$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	-	-	8	MHz
f(BCLK)	CPU clock freque	ncv			$2.7 V \le Vcc \le 5.5 V$	0	-	20	MHz
		,			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	-	8	MHz

Notes:

1.

The average output current indicates the average value of current measured during 100 ms. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity 2. is set to Low, the value of any other pin applies. 3. fOCO20M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

Table 5.34Gain Amplifier Characteristics
(VSS = 0 V and Topr = -20 to 85 °C (N version)/-40 to 85 °C (D version), unless
otherwise specified.)

Symbol	Parameter	Conditions		Unit		
	Falameter	Conditions	Min.	Тур.	Max.	Unit
VGAIN	Gain amplifier operating range		0.4	-	AVCC - 1.0	V
φAD	A/D conversion clock		1	-	5	MHz

Table 5.35 Comparator B Characteristics (Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard				
Symbol		Condition	Min.	Тур.	Max.	Unit		
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V		
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V		
-	Offset		-	5	100	mV		
td	Comparator output delay time (1)	VI = Vref ± 100 mV	-	-	1	μS		
ICMP	Comparator operating current	Vcc = 5.0 V	-	12	-	μA		

Note:

1. When the digital filter is disabled.

Table 5.36Flash Memory (Program ROM) Characteristics
(Vcc = 1.8 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Symbol	Parameter	Conditions		Sta	ndard	Unit
			Min.	Тур.	Max.	Unit
-	Program/erase endurance (1)		10,000 (2)	-	-	times
-	Byte program time		_	80	-	μS
-	Block erase time	Internal ROM Capacity: 16 KB, 32 KB, 48 KB, 64 KB	-	0.12	-	S
		Internal ROM Capacity: 96 KB, 128 KB	-	0.2	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	0.25 + CPU clock × 3 cycles	ms
-	Time from suspend until erase restart		-	-	30 + CPU clock × 1 cycle	μS
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		-	_	30 + CPU clock × 1 cycle	μS
-	Program, erase voltage		1.8	-	5.5	V
-	Read voltage		1.8	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁶⁾	Ambient temperature = 85°C	10	-	-	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Table 5.42High-speed On-Chip Oscillator Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless
otherwise specified.)

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
-	High-speed on-chip oscillator frequency after reset	$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 20^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	19.2	20	20.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	19.0	20	21.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V - 20°C ≤ Topr ≤ 85°C	17.694	18.432	19.169	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽¹⁾	$\label{eq:VC} \begin{array}{l} Vcc = 1.8 \ V \ to \ 5.5 \ V \\ - \ 40^{\circ}C \leq T_{opr} \leq 85^{\circ}C \end{array}$	17.510	18.432	19.353	MHz
-	Oscillation stability time		-	5	30	μS
-	Self power consumption at oscillation	$VCC = 5.0 V$, $Topr = 25^{\circ}C$	-	530	-	μΑ

Note:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.43 Low-speed On-Chip Oscillator Circuit Characteristics

(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
-	Oscillation stability time		-	-	35	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μA

Table 5.44 Power Supply Circuit Characteristics

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = 25°C, unless otherwise specified.)

Symbol Parameter	Condition	Standard			Unit
Symbol Falameter	Condition	Min.	Тур.	Max.	Unit
td(P-R) Time for internal power supply stabilize power-on (1)	ration during	-	-	2000	μS

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Table 5.51DC Characteristics (5) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version)/ -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard			Unit
					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Port P7_0, P7_1, P8 (1)	lон = −2 mA	Vcc - 0.5	-	Vcc	V
			Other pins	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage		Port P7_0, P7_1, P8 (1)	IOL = 2 mA	-	-	0.5	V
			Other pins	IoL = 1 mA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRJOIO, TRJIIO, TRJOIO, TRJOIO, TRJOIO, CLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO			0.05	0.4	-	V
		RESET, WKUP0			0.1	0.8	-	
Iн	Input "H" current		VI = 1.8 V, Vcc = 1.8 V		-	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 1.8 V		-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 1.8 V		85	220	500	kΩ
RfXIN	Feedback resistance	XIN			-	2.0	-	MΩ
Rfxcin	Feedback resistance	XCIN			-	14	_	MΩ
Vram	RAM hold voltage		During stop mode		1.8	-	-	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P7DRR and P8DRR. When the drive capacity is set to Low, the value of any other pin applies.



