

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XFl

Product Status	Active
Core Processor	CPU32
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	25MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc68340ag25e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **TABLE OF CONTENTS (Continued)**

Paragraph Number	Title	Page Number		
7.1.5	Comparison of Serial Module to MC68681	7-4		
7.2	Serial Module Signal Definitions	7-4		
7.2.1	Crystal Input or External Clock (X1)	7-5		
7.2.2	Crystal Output (X2)	7-5		
7.2.3	External Input (SCLK)	7-6		
7.2.4	Channel A Transmitter Serial Data Output (TxDA)	7-6		
7.2.5	Channel A Receiver Serial Data Input (RxDA)	7-6		
7.2.6	Channel B Transmitter Serial Data Output (TxDB)	7-6		
7.2.7	Channel B Receiver Serial Data Input (RxDB)	7-6		
7.2.8	Channel A Request-To-Send (RTSA)	7-6		
7.2.8.1	RTSA	7-6		
7.2.8.2	OP0	7-6		
7.2.9	Channel B Request-To-Send (RTSB)	7-6		
7.2.9.1	RTSB	7-7		
7.2.9.2	OP1	7-7		
7.2.10	Channel A Clear-To-Send (CTSA)	7-7		
7.2.11	Channel B Clear-To-Send (CTSB)	7-7		
7.2.12	Channel A Transmitter Ready (T≈RDYA)	7-7		
7.2.12.1	T≈RDYA	7-7		
7.2.12.2	OP6	7-7		
7.2.13	Channel A Receiver Ready (R≈RDYA)	7-7		
7.2.13.1	R≈RDYA	7-7		
7.2.13.2	FFULLA	7-7		
7.2.13.3	OP4	7-7		
7.3	Operation	7-8		
7.3.1	Baud Rate Generator	7-8		
7.3.2	Transmitter and Receiver Operating Modes	7-8		
7.3.2.1	Transmitter	7-10		
7.3.2.2	Receiver	7-11		
7.3.2.3	FIFO Stack	7-12		
7.3.3	Looping Modes	7-14		
7.3.3.1	Automatic Echo Mode	7-14		
7.3.3.2	Local Loopback Mode	7-14		
7.3.3.3	Remote Loopback Mode	7-14		
7.3.4	Multidrop Mode	7-15		
7.3.5	Bus Operation	7-17		
7.3.5.1	Read Cycles	7-17		
7.3.5.2	Write Cycles	7-17		
7.3.5.3	Interrupt Acknowledge Cycles	7-17		
7.4	Register Description and Programming	7-17		
7.4.1	Register Description	7-17		
7.4.1.1	Module Configuration Register (MCR)	7-19		

MOTOROLA



#### Port B4, B2, B1, AVEC

This signal group functions as three bits of parallel I/O and the autovector input. AVEC requests an automatic vector during an interrupt acknowledge cycle.

### 2.6 INTERRUPT REQUEST LEVEL (IRQ7, IRQ6, IRQ5, IRQ3)

These pins can be programmed to be either prioritized interrupt request lines or port B parallel I/O.

#### IRQ7, IRQ6, IRQ5, IRQ3

IRQ7, the highest priority, is nonmaskable. IRQ6–IRQ1 are internally maskable interrupts. Refer to **Section 5 CPU32** for more information on interrupt request lines.

#### Port B7, B6, B5, B3

These pins can be used as port B parallel I/O. Refer to **Section 4 System Integration Module** for more information on parallel I/O signals.

### 2.7 BUS CONTROL SIGNALS

These signals control the bus transfer operations of the MC68340. Refer to **Section 3 Bus Operation** for more information on these signals.

### 2.7.1 Data and Size Acknowledge (DSACK1, DSACK0)

These two active-low input signals allow asynchronous data transfers and dynamic data bus sizing between the MC68340 and external devices as listed in Table 2-3. During bus cycles, external devices assert DSACK1 and/or DSACK0 as part of the bus protocol. During a read cycle, this signals the MC68340 to terminate the bus cycle and to latch the data. During a write cycle, this indicates that the external device has successfully stored the data and that the cycle may terminate.

DSACK 1	DSACK 0	Result
1	1	Insert Wait States in Current Bus Cycle
1	0	Complete Cycle—Data Bus Port Size Is 8 Bits
0	1	Complete Cycle—Data Bus Port Size Is 16 Bits
0	0	Reserved—Defaults to 16-Bit Port Size Can Be Used for 32-Bit DMA Cycles

#### Table 2-3. DSACK≈ Encoding

### 2.7.2 Address Strobe (AS)

AS is an output timing signal that indicates the validity of both an address on the address bus and many control signals. AS is asserted approximately one-half clock cycle after the beginning of a bus cycle.

MOTOROLA



### 2.8.4 Read-Modify-Write Cycle (RMC)

This output signal identifies the bus cycle as part of an indivisible read-modify-write operation. It remains asserted during all bus cycles of the read-modify-write operation to indicate that bus ownership cannot be transferred.

### 2.9 EXCEPTION CONTROL SIGNALS

These signals are used by the MC68340 to recover from an exception.

## 2.9.1 Reset (RESET)

This active-low, open-drain, bidirectional signal is used to initiate a system reset. An external reset signal (as well as a reset from the SIM40) resets the MC68340 and all external devices. A reset signal from the CPU32 (asserted as part of the RESET instruction) resets external devices; the internal state of the CPU32 is not affected. The on-chip modules are reset, except for the SIM40. However, the module configuration register for each on-chip module is not altered. When asserted by the MC68340, this signal is guaranteed to be asserted for a minimum of 512 clock cycles. Refer to **Section 3 Bus Operation** for a description of bus reset operation and **Section 5 CPU32** for information about the reset exception.

## 2.9.2 Halt (HALT)

This active-low, open-drain, bidirectional signal is asserted to suspend external bus activity, to request a retry when used with BERR, or to perform a single-step operation. As an output, HALT indicates a double bus fault by the CPU32. Refer to **Section 3 Bus Operation** for a description of the effects of HALT on bus operation.

## 2.9.3 Bus Error (BERR)

This active-low input signal indicates that an invalid bus operation is being attempted or, when used with HALT, that the processor should retry the current cycle. Refer to **Section 3 Bus Operation** for a description of the effects of BERR on bus operation.

## 2.10 CLOCK SIGNALS

These signals are used by the MC68340 for controlling or generating the system clocks. See **Section 4 System Integration Module** for more information on the various clocking methods and frequencies.

## 2.10.1 System Clock (CLKOUT)

This output signal is the system clock output and is used as the bus timing reference by external devices. CLKOUT can be varied in frequency or slowed in low power stop mode to conserve power.

MOTOROLA



**3.2.3.5 WORD OPERAND TO 16-BIT PORT, ALIGNED.** The MC68340 drives the address bus with the desired address and the size pins to indicate a word operand.



For a read operation, the slave responds by placing the data on bits 15–0 of the data bus and asserting DSACK1 to indicate a 16-bit port. When DSACK1 is asserted, the MC68340 reads the data on the data bus and terminates the cycle.

For a write operation, the MC68340 drives the word operand on bits 15–0 of the data bus. The slave device then reads the entire operand from bits 15–0 of the data bus and asserts DSACK1 to terminate the bus cycle.

**3.2.3.6 LONG-WORD OPERAND TO 8-BIT PORT, ALIGNED.** The MC68340 drives the address bus with the desired address and the SIZx pins to indicate a long-word operand.

LONG-WORD OPERAND	OP0	OP1	OP2	OP3				
	31	23	15	7	0			
DATA BUS	D15 D8	3 D7 D0		SIZ1	SIZ0	A0	DSACK1	DSACKO
CYCLE 1	OP0	(OP1)		0	0	0	1	0
CYCLE 2	OP1	(OP1)		1	1	1	1	0
CYCLE 3	OP2	(OP3)		1	0	0	1	0
CYCLE 4	OP3	(OP3)		0	1	1	1	0

For a read operation, shown in Figure 3-3, the slave responds by placing the most significant byte of the operand on bits 15–8 of the data bus and asserting DSACK0 to indicate an 8-bit port. The MC68340 reads the most significant byte of the operand (byte 0) from bits 15–8 and ignores bits 7–0. The MC68340 then decrements the transfer size counter, increments the address, initiates a new cycle, and reads byte 1 of the operand from bits 15–8 of the data bus. The MC68340 repeats the process of decrementing the transfer size counter, incrementing the address, initiating a new cycle, and reading a byte to transfer the remaining two bytes.

For a write operation, shown in Figure 3-4, the MC68340 drives the two most significant bytes of the operand on bits 15–0 of the data bus. The slave device then reads only the most significant byte of the operand (byte 0) from bits 15–8 of the data bus and asserts DSACK0 to indicate reception and an 8-bit port. The MC68340 then decrements the transfer size counter, increments the address, and writes byte 1 of the operand to bits 15–8 of the data bus. The MC68340 continues to decrement the transfer size counter, increment the address, and write a byte to transfer the remaining two bytes to the slave device.

MOTOROLA



**4.2.2.6.2 Using the Periodic Timer as a Real-Time Clock.** The periodic interrupt timer can be used as a real-time clock interrupt by setting it up to generate an interrupt with a one-second period. Rearranging the periodic timer period equation to solve for the desired count value:

PITR count value =  $(PIT \text{ period}) (EXTAL frequency})$ (Prescaler value) (2<sup>2</sup>) PITR count value = (1) (32768)(512) (2<sup>2</sup>) PITR count value = 16 (decimal)

Therefore, when using a 32.768-kHz crystal, the PITR should be loaded with a value of \$10 with the prescaler enabled to generate interrupts at a one-second rate.

**4.2.2.7 SIMULTANEOUS INTERRUPTS BY SOURCES IN THE SIM40.** If multiple interrupt sources at the same interrupt level are simultaneously asserted in the SIM40, it will prioritize and service the interrupts in the following order: 1) software watchdog, 2) periodic interrupt timer, and 3) external interrupts.

### 4.2.3 Clock Synthesizer Operation

The clock synthesizer can operate with either an external crystal or an external oscillator for reference, using the internal phase-locked loop (PLL) and voltage-controlled oscillator (VCO), or an external clock can directly drive the clock signal at the operating frequency. The four modes of clock operation are listed in Table 4-1.

Mode	Description	MODCK Reset Value	V <sub>CCSYN</sub> Operating Value
Crystal Mode	External crystal or oscillator used with the on-chip PLL and VCO to generate a system clock and CLKOUT of programmable rates.	5 V	5 V
External Clock Mode without PLL	The desired operating frequency is driven into EXTAL resulting in a system clock and CLKOUT of the same frequency, not tightly coupled.	0 V	0 V
External Clock Mode with PLL	The desired operating frequency is driven into EXTAL, resulting in a system clock and CLKOUT of the same frequency, with a tight skew between input and output signals.	0 V	5 V
Limp Mode	Upon input signal loss for either clock mode using the PLL, operation continues at approximately one-half operating speed (affected by the value of the X-bit in the SYNCR).	х	5 V

Table 4-1. Clock	Operating	Modes
------------------	-----------	-------

In crystal mode (see Figure 4-4), the clock synthesizer can operate from the on-chip PLL and VCO, using a parallel resonant crystal connected between the EXTAL and XTAL pins, or an external oscillator connected to EXTAL as a reference frequency source. The oscillator circuit is shown in Figure 4-5. A 32.768-kHz watch crystal provides an inexpensive reference, but the reference crystal or external oscillator frequency can be any frequency in the range specified in **Section 11 Electrical Characteristics**. When



LOC—Loss of Clock Reset

1 = The last reset was caused by a loss of frequency reference to the clock synthesizer. This reset can only occur if the RSTEN bit in the SYNCR is set and the VCO is enabled.

#### SYS—System Reset

1 = The last reset was caused by the CPU32 executing a RESET instruction. The system reset does not load a reset vector or affect any internal CPU32 registers, SIM40 configuration registers, or the MCR in each internal peripheral module (DMA, timers, and serial modules). It will, however, reset external devices and all other registers in the peripheral modules.

**4.3.2.4 SOFTWARE INTERRUPT VECTOR REGISTER (SWIV).** The SWIV contains the 8-bit vector that is returned by the SIM40 during an IACK cycle in response to an interrupt generated by the software watchdog. This register can be read or written at any time. This register is set to the uninitialized vector, \$0F, at reset.



**4.3.2.5 SYSTEM PROTECTION CONTROL REGISTER (SYPCR).** The SYPCR controls the system monitors, the prescaler for the software watchdog, and the bus monitor timing. This register can be read at any time, but can be written only once after reset.



SWE—Software Watchdog Enable

- 1 = Software watchdog is enabled.
- 0 = Software watchdog is disabled.

See 4.2.2.5 Software Watchdog for more information.

SWRI—Software Watchdog Reset/Interrupt Select

- 1 = Software watchdog causes a system reset.
- 0 = Software watchdog causes a level 7 interrupt to the CPU32.



Opcode	Operation	Syntax
CMP2	Compare Rn < lower-bound or Rn > upper-bound and Set Condition Codes	CMP2 ⟨ea⟩,Rn
DBcc	If condition false then $(Dn - 1 \Rightarrow Dn;$ If $Dn \neq -1$ then PC + d $\Rightarrow$ PC)	DBcc Dn, (label)
DIVS DIVSL	Destination/Source $\Rightarrow$ Destination	$\begin{array}{c c} DIVS.W\langleea\rangle, Dn & 32/16 \Rightarrow 16r:16q\\ DIVS.L\langleea\rangle, Dq & 32/32 \Rightarrow 32q\\ DIVS.L\langleea\rangle, Dr:Dq & 64/32 \Rightarrow 32r:32q\\ DIVSL.L\langleea\rangle, Dr:Dq & 32/32 \Rightarrow 32r:32q \end{array}$
DIVU DIVUL	Destination/Source $\Rightarrow$ Destination	$ \begin{array}{c c} DIVU.W\;\langleea\rangle, Dn & 32/16 \Rightarrow 16r:16q \\ DIVU.L\;\langleea\rangle, Dq & 32/32 \Rightarrow 32q \\ DIVU.L\;\langleea\rangle, Dr:Dq & 64/32 \Rightarrow 32r:32q \\ DIVUL.L\;\langleea\rangle, Dr:Dq & 32/32 \Rightarrow 32r:32q \\ \end{array} $
EOR	Source $\oplus$ Destination $\Rightarrow$ Destination	EOR Dn,(ea)
EORI	Immediate Data $\oplus$ Destination $\Rightarrow$ Destination	EORI #(data),(ea)
EORI to CCR	Source $\oplus$ CCR $\Rightarrow$ CCR	EORI #{data},CCR
EORI to SR	If supervisor state the Source $\oplus$ SR $\Rightarrow$ SR else TRAP	EORI #〈data〉,SR
EXG	Rx ⇔ Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx
EXT EXTB	Destination Sign-Extended $\Rightarrow$ Destination	EXT.W Dnextend byte to wordEXT.L Dnextend word to long wordEXTB.L Dnextend byte to long word
LLEGAL	$\begin{array}{l} \text{SSP} - 2 \Rightarrow \text{SSP}; \text{Vector Offset} \Rightarrow (\text{SSP});\\ \text{SSP} - 4 \Rightarrow \text{SSP}; \text{PC} \Rightarrow (\text{SSP});\\ \text{SSp} - 2 \Rightarrow \text{SSP}; \text{SR} \Rightarrow (\text{SSP});\\ \text{Illegal Instruction Vector Address} \Rightarrow \text{PC} \end{array}$	ILLEGAL
JMP	Destination Address $\Rightarrow$ PC	JMP (ea)
JSR	$\begin{array}{l} SP-4 \Rightarrow SP; PC \Rightarrow (SP) \\ Destination \ Address \Rightarrow PC \end{array}$	JSR (ea)
LEA	$\langle ea \rangle \Rightarrow An$	LEA (ea),An
LINK	$\begin{array}{l} SP-4\RightarrowSP;An\Rightarrow(SP)\\ SP\RightarrowAn,SP+d\RightarrowSP \end{array}$	LINK An,#(displacement)
LPSTOP	If supervisor state Immediate Data ⇒ SR Interrupt Mask ⇒ External Bus Interface (EBI) STOP else TRAP	LPSTOP #(data)
LSL,LSR	Destination Shifted by $\langle \text{count} \rangle \Rightarrow \text{Destination}$	LSd <sup>1</sup> Dx,Dy LSd <sup>1</sup> #⟨data⟩,Dy LSd <sup>1</sup> ⟨ea⟩
MOVE	Source $\Rightarrow$ Destination	MOVE (ea),(ea)
MOVEA	Source $\Rightarrow$ Destination	MOVEA (ea),An
MOVE from CCR	$CCR \Rightarrow Destination$	MOVE CCR, (ea)

Table 5-2. Instruction	Set Summary	(Continued)
------------------------	-------------	-------------

.



Opcode	Operation	Syntax
ROXL,ROXR	Destination Rotated with X by $\langle \text{count} \rangle \Rightarrow \text{Destination}$	ROXd <sup>1</sup> Rx,Dy ROXd <sup>1</sup> #⟨data⟩,Dy ROXd <sup>1</sup> ⟨ea⟩
RTD	$(SP) \Rightarrow PC; SP + 4 + d \Rightarrow SP$	RTD #(displacement)
RTE	If supervisor state the (SP) $\Rightarrow$ SR; SP + 2 $\Rightarrow$ SP; (SP) $\Rightarrow$ PC; SP + 4 $\Rightarrow$ SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	$\begin{array}{l} (SP) \Rightarrow CCR; SP + 2 \Rightarrow SP; \\ (SP) \Rightarrow PC; SP + 4 \Rightarrow SP \end{array}$	RTR
RTS	$(SP) \Rightarrow PC; SP + 4 \Rightarrow SP$	RTS
SBCD	Destination <sub>10</sub> – Source <sub>10</sub> – X $\Rightarrow$ Destination	SBCD Dx,Dy SBCD –(Ax),–(Ay)
Scc	If Condition True then $1s \Rightarrow$ Destination else $0s \Rightarrow$ Destination	Scc (ea)
STOP	If supervisor state then Immediate Data $\Rightarrow$ SR; STOP else TRAP	STOP #(data)
SUB	Destination – Source $\Rightarrow$ Destination	SUB ⟨ea⟩,Dn SUB Dn,⟨ea⟩
SUBA	Destination – Source $\Rightarrow$ Destination	SUBA (ea),An
SUBI	Destination – Immediate Data $\Rightarrow$ Destination	SUBI #(data),(ea)
SUBQ	Destination – Immediate Data $\Rightarrow$ Destination	SUBQ #(data),(ea)
SUBX	Destination – Source – $X \Rightarrow$ Destination	SUBX Dx,Dy SUBX –(Ax),–(Ay)
SWAP	Register [31:16] ⇔ Register [15:0]	SWAP Dn
TAS	Destination Tested $\Rightarrow$ Condition Codes; 1 $\Rightarrow$ bit 7 of Destination	TAS (ea)
TBLS	$\begin{array}{l} ENTRY(n) + \{(ENTRY(n+1) - ENTRY(n)) \\ Dx[7:0]\} / 256 \Rightarrow Dx \end{array}$	TBLS.〈size〉〈ea〉, Dx TBLS.〈size〉 Dym:Dyn, Dx
TBLSN	$\begin{array}{l} ENTRY(n)\times 256 + \left\{(ENTRY(n+1)-ENTRY(n))*\right.\\ Dx\; [7:0]\right\} \Rightarrow Dx \end{array}$	TBLSN.⟨size⟩ ⟨ea⟩,Dx TBLSN.⟨size⟩ Dym:Dyn, Dx
TBLU	$\frac{\text{ENTRY}(n) + \{(\text{ENTRY}(n + 1) - \text{ENTRY}(n)) *}{\text{Dx}[7:0]\} / 256 \Rightarrow \text{Dx}}$	TBLU.〈size〉〈ea〉,Dx TBLU.〈size〉 Dym:Dyn, Dx
TBLUN	$\begin{array}{l} ENTRY(n) \bullet 256 + \{(ENTRY(n+1) - ENTRY(n)) \bullet \\ Dx[7:0]\} \Rightarrow Dx \end{array}$	TBLUN.〈size〉〈ea〉,Dx TBLUN.〈size〉Dym:Dyn,Dx
TRAP	$\begin{array}{l} \text{SSP-2} \Rightarrow \text{SSP}; \text{ Format/Offset} \Rightarrow (\text{SSP});\\ \text{SSP-4} \Rightarrow \text{SSP}; \text{PC} \Rightarrow (\text{SSP}); \text{SSP-2} \Rightarrow \text{SSP};\\ \text{SR} \Rightarrow (\text{SSP}); \text{ Vector Address} \Rightarrow \text{PC} \end{array}$	TRAP #{vector}
TRAPcc	If cc then TRAP	TRAPcc TRAPcc.W #⟨data⟩ TRAPcc.L #⟨data⟩
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested $\Rightarrow$ Condition Codes	TST (ea)
UNLK	An $\Rightarrow$ SP; (SP) $\Rightarrow$ An; SP + 4 $\Rightarrow$ SP	UNLK An

Table 5-2. Insti	ruction Set	Summary	(Concluded)
------------------	-------------	---------	-------------

NOTE 1: d is direction, L or R.



space accessed. Only absolute addressing is supported. Valid data sizes include byte, word, and long word.

#### **Command Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	0	OP S	SIZE	0	0	0	0	0	0

**Command Sequence:** 



**Operand Data:** 

Two operands are required for this instruction. The first operand is a long-word absolute address that specifies a location to which the operand data is to be written. The second operand is the data. Byte data is transmitted as a 16-bit word, justified in the least significant byte; 16- and 32-bit operands are transmitted as 16 and 32 bits, respectively.

#### Result Data:

Successful write operations return a status of \$0FFFF. Bus or address errors on the write cycle are indicated by the assertion of bit 16 in the status message and by a data pattern of \$0001.

**5.6.2.8.10 Dump Memory Block (DUMP).** DUMP is used in conjunction with the READ command to dump large blocks of memory. An initial READ is executed to set up the

Go to: www.freescale.com







**5.7.2.2 TIMING EXAMPLE 2—BRANCH INSTRUCTIONS.** Example 2 shows what happens when a branch instruction is executed for both the taken and not-taken cases. (see Figures 5-34 and 5-35). The instruction stream is for a simple limit check with the variable already in a data register.



Figure 5-34. Example 2—Branch Taken



address. In the single-address mode with the source (read) device requesting mode of operation, this register is not used.

The manner in which the SAR and DAR change after each cycle depends upon the values in the CCR SSIZE and DSIZE fields and SAPI and DAPI bits, and the starting address in the SAR and DAR. If programmed to increment, the increment value is 1, 2, or 4 for byte, word, or long-word operands, respectively. If the address register is programmed to remain unchanged (no count), the register is not incremented after the operand transfer. The SAR and DAR are incremented if a bus error terminates the transfer. Therefore, either the SAR or the DAR contain the next address after the one that caused the bus error.

The BTC must be loaded with the number of byte transfers that are to occur. This register is decremented by 1, 2, or 4 at the end of each transfer. The FCR must be loaded with the source and destination function codes. Although these function codes may not be used in the address decode for the memory or peripheral, they are provided if needed. The CSR must be cleared for channel startup.

Once the channel has been initialized, it is started by writing a one to the STR bit in the CCR. Programming the channel for internal request causes the channel to request the bus and start transferring data immediately. If the channel is programmed for external request, DREQ $\approx$  must be asserted before the channel requests the bus. The DREQ $\approx$  input is ignored until the channel is started, since the channel does not recognize transfer requests until it is active.

If any fields in the CCR are modified while the channel is active, that change is effective immediately. To avoid any problems with changing the setup for the DMA channel, a zero should be written to the STR bit in the CCR to halt the DMA channel at the end of the current bus cycle.

### 6.6.2 Data Transfers

Each operand transfer requires from one to five bus cycles to complete. Once a bus request is recognized and the operand transfer begins, both the source (read) cycle and/or the destination (write) cycle occur before a new bus request may be honored, even if the new bus request is of higher priority.

**6.6.2.1 INTERNAL REQUEST TRANSFERS.** Internally generated request transfers are accessed as two-clock bus cycles. (The IMB can access on-chip peripherals in two clocks.) The percentage of bus bandwidth utilization can be limited for internal request transfers.

**6.6.2.2 EXTERNAL REQUEST TRANSFERS.** In single-address mode, only one bus cycle is run for each request. Since the operand size must be equal to the device port size in single-address mode, the number of normally terminated bus cycles executed during a transfer operation is always equal to the value programmed into the corresponding size field of the CCR. The sequencing of the address bus follows the programming of the CCR and address register (SAR or DAR) for the channel.



**7.4.1.15 OUTPUT PORT CONTROL REGISTER (OPCR).** The OPCR individually configures four bits of the 8-bit parallel OP for general-purpose use or as an auxiliary function serving the communication channels. This register can only be written when the serial module is enabled (i.e., the STP bit in the MCR is cleared).

OPCF	२						\$71D
7	6	5	4	3	2	1	0
OP7 T≈RDYB	OP6 T≈RDYA	OP5 R≈RDYB	OP4 R≈RDYA	OP3	OP2	OP1 RTSB	OP0 RTSA
RESET: 0	0	0	0	0	0	0	0
Write	Write Only Supervisor/Use						/User

#### NOTE

OP bits 7, 5, 3, and 2 are not pinned out on the MC68340; thus changing bits 7, 5, 3, and 2 of this register has no effect.

OP6—Output Port 6/T≈RDYA

- 1 = The OP6/T≈RDYA pin functions as the transmitter-ready signal for channel A. The signal reflects the complement of the value of bit 2 of the SRA; thus, T≈RDYA is a logic zero when the transmitter is ready.
- 0 = The OP6/T≈RDYA pin functions as a dedicated output. The signal reflects the complement of the value of bit 6 of the OP.

### OP4—Output Port 4/R≈RDYA

- 1 = The OP4/R≈RDYA pin functions as the FIFO-full or receiver-ready signal for channel A (depending on the value of bit 6 of MR1A). The signal reflects the complement of the value of ISR bit 1; thus, R≈RDYA is a logic zero when the receiver is ready.
- 0 = The OP4/R≈RDYA pin functions as a dedicated output. The signal reflects the complement of the value of bit 4 of the OP.

#### OP1—Output Port 1/RTSB

- 1 = The OP1/RTSB pin functions as the ready-to-send signal for channel B. The signal is asserted and negated according to the configuration programmed by RxRTS bit 7 in the MR1B for the receiver and TxRTS bit 5 in the MR2B for the transmitter.
- 0 = The OP1/RTSB pin functions as a dedicated output. The signal reflects the complement of the value of bit 1 of the OP.

MOTOROLA

7-36









Disabled—TOUTx is disabled and three-stated.

Toggle Mode—If the timer is disabled (SWR = 0) when this encoding is programmed, TOUTx is immediately set to zero. If the timer is enabled (SWR = 1), timeout events (counter reaches 0000) toggle TOUTx. In the input capture/output compare mode, TOUTx is immediately set to zero if the timer is disabled (SWR = 0). If the timer is enabled (SWR = 1), timer compare events toggle TOUTx. (Timer compare events occur when the counter reaches the value stored in the COM.)

Zero Mode—If the timer is disabled (SWR = 0) when this encoding is programmed, TOUTx is immediately set to zero. If the timer is enabled (SWR = 1), TOUTx will be set to zero at the next timeout. In the input capture/output compare mode, TOUTx is immediately set to zero if the timer is disabled (SWR = 0). If the timer is enabled (SWR = 1), TOUTx will be set to zero at timeouts and set to one at timer compare events. If the COM is \$0000, TOUTx will be set to zero at the timeout/timer compare event.

One Mode—If the timer is disabled (SWR = 0) when this encoding is programmed, TOUTx is immediately set to one. If the timer is enabled (SWR = 1), TOUTx will be set to one at the next timeout. In the input capture/output compare mode, TOUTx is immediately set to one if the timer is disabled (SWR = 0). If the timer is enabled (SWR = 1), TOUTx will be set to one at timeouts and set to zero at timer compare events. If the COM is \$0000, TOUTx will be set to one at the timeout/timer compare event.

## 8.4.4 Status Register (SR)

The SR contains timer status information as well as the state of the prescaler. This register is updated on the rising edge of the system clock when a read of its location is not in progress, allowing the most current information to be contained in this register. The register can be read, and the TO, TG, and TC bits can be written when the timer module is enabled (i.e., the STP bit in the MCR is cleared).

SR														\$608	, \$648
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IRQ	то	TG	тс	TGL	ON	OUT	COM	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0
RESET	(TGATE	E≈ NEGA	TED):	-	_	_									
0	0	0	0	1	0	0	0	1	1	1	1	1	1	1	1
RESET	(TGATE	E≈ ASSE	RTED):												
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
													Sup	erviso	r/User

#### IRQ—Interrupt Request bit

The positioning of this bit in the most significant location in this register allows it it be conditionally tested as if it were a signed binary integer.

- 1 = An interrupt condition has occurred. This bit is the logical OR of the enabled TO, TG, and TC interrupt bits.
- 0 = The bit(s) that caused the interrupt condition has been cleared. If an IRQ≈ signal has been asserted, it is negated when this bit is cleared.

MOTOROLA



#### TO—Timeout Interrupt

- 1 = The counter has transitioned from \$0001 to \$0000, and the counter has rolled over. This bit does not affect the programmed IRQ≈ signal if the IE2 bit in the CR is cleared.
- 0 = This bit is cleared by the timer whenever the RESET signal is asserted on the IMB, regardless of the mode of operation. This bit may also be cleared by writing a one to it. Writing a zero to this bit does not alter its contents. This bit is not affected by disabling the timer (SWR = 0).
- TG—Timer Gate Interrupt
  - 1 = This bit is set whenever the CR TGE bit is set and the TGATE≈ signal transitions in the manner to which the particular mode of operation responds. Refer to 8.3 Operating Modes for more details. This bit does not affect the programmed IRQ≈ signal if the IE1 bit in the CR is cleared.
  - 0 = This bit is cleared by the timer whenever the RESET signal is asserted on the IMB, regardless of the mode of operation. This bit may also be cleared by writing a one to it. Writing a zero to this bit does not alter its contents. This bit is not affected by disabling the timer (SWR = 0).

#### TC—Timer Compare Interrupt

- 1 = This bit is set when the counter transitions (off a clock/event falling edge) to the value in the COM. This bit does not affect the programmed IRQ≈ signal if the IE0 bit in the CR is cleared.
- 0 = This bit is cleared by the timer whenever the RESET signal is asserted on the IMB, regardless of the mode of operation. This bit may also be cleared by writing a one to it. Writing a zero to this bit does not alter its contents. This bit is not affected by disabling the timer (SWR = 0).

### TGL—TGATE≈ Level

- 1 = The TGATE  $\approx$  signal is negated.
- 0 = The TGATE  $\approx$  signal is asserted.

### ON—Counter Enabled

- 1 = This bit is set whenever the SWR and CPE bits are set in the CR. If the CR TGE bit is set, TGATE≈ must also be asserted (except in the input capture/output compare mode) since this signal then controls the enabling and disabling of the counter. If all these conditions are met, the counter is enabled and begins counting down.
- 0 = The counter is not enabled and does not begin counting down.

### OUT—Output Level

- 1 = TOUTx is a logic one.
- 0 = TOUTx is a logic zero, or the pin is three-stated.

### COM—Compare Bit

This bit is used to indicate when the counter output value is at or between the value in the COM and \$0000 (timeout).



* Module conf * Timer1 modu * Supervisor/u * Interrupt arb MOVE.	figurati ule is s user tir itratior .W	ion register: set for normal ner1 registers n at priority \$0 #\$0003,MCR	l operation, ignore FREEZE. s unrestricted. 03. R1(A0)
* Initialize time MOVE.	er1 int .W	errupt level to #\$020F,IR1(/	2 and vector to \$0F A0)
* Initialize prel MOVE.	load 1 .W	to 3 #\$0003,PRLI	D11(A0)
* Initialize the CLR.W	compa /	are register to COM1(A0)	0 0
* Control regis * Enable timer * Use the sele * Selected clo MOVE. *****	ster 1: r1, no ected c ock is 1 .W	interrupts are clock for the co l/2 system's fr #\$8205,CR1	enabled, TGATE signal has no effect. ounter clock, and enable it. req. Square-wave generation, toggle TOUT. (A0)
******	******	*****	******
* MC68340 ba * This code is * registers, pro * It sets up tim * of clock cycle * defined by th	asic tir used oviding ner1 fo les dur he ass	ner module re to initialize the g basic function or pulse-width ring a particula pertion and ne	egister initialization example code. e 68340's internal timer module ons for operation. measurement. In this mode, the number ar event are counted. The event is gation of TGATE.
***************************************	******	************	*******************************
***********	******	*****	*********
MBAR MODBASE	EQU EQU	\$0003FF00 \$FFFFF000	Address of SIM40 Module Base Address Reg. SIM40 MBAR address value
***********	******	*****	*******
* Timer1 mod TIMER1 MCR1	ule eq EQU EQU	uates \$600 \$0	Offset from MBAR for timer1 module regs MCR for timer1



* Timer1 reg	gister offsets fro	m timer1 base addres	SS				
IR1	EQU \$604	interrupt regist	er timer1				
CR1	EQU \$606	control register	r timer1				
SR1	EQU \$608	status register	timer1				
CNTR1	EQU \$60A	counter registe	er timer1				
COM1	EQU \$610	compare regis	ter timer1				
*****	****	****	****				
********	*****	*****	*****				
* Initialize T	"imer1 ********	****	****				
LEA	MODBASE+T	IMER1,A0 Pointer	to timer1 module				
* Disable tir	ner1						
CLR	.W CR1(A	0)					
	TF to negate a	nd assert so that an a	accurate count will result				
* If SR1 TG	L bit=1. continue	e looping. TGATE is r	regated.				
LOO	P1 BTST.	B #\$3,SR1(A0)					
BNE	.B LOOP						
* If TGL bit=	=0, continue loop	oing. TGATE is asser	ted.				
LOO	P2 BTST.I	B #\$3,SR1(A0)					
BEQ	.B LOOP2	2					
* Ready to initialize timer1, TGATE is negated.							
*	<i>.</i>						
	onfiguration regis	ster:					
	odule is set for r	iormal operation, igno	ore FREEZE.				
* Interrupt a	<sup>*</sup> Supervisor/user timer1 registers unrestricted.						
MOV	F W = #\$000%	$R MCR1(\Delta \Omega)$					
NIC V	μ	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
* Initialize ti	mer1 interrupt le	evel to 2 and vector to	» \$0F				
MO∖	/E.W #\$020F	F,IR1(A0)					
	-						
* Initialize th	ne compare regi	ster to 0					
CLR	.W COM1	(A0)					
* Clear the	SR1 TG hit (by)	writing a 1) to use as	a flan				
MO\	/FB #\$20 S	R1(A0)	a nag				
	2.2 1,0						
* Control re	gister 1:						
* Enable tin	ner1, no interrup	ts are enabled, TGA <sup>-</sup>	FE signal used to control				
* the counter	er. Use the seled	cted clock for the cour	nter clock, and enable it.				
* Selected of	clock is 1/2 syste	em's freq. Pulse-width	n measurement,				
* disable T(	דוור						

disable IOUT.



includes a 3-bit instruction register without parity, consisting of a shift register with three parallel outputs. Data is transferred from the shift register to the parallel outputs during the update-IR controller state. The three bits are used to decode the four unique instructions listed in Table 9-3.

The parallel output of the instruction register is reset to all ones in the test-logic-reset controller state. Note that this preset state is equivalent to the BYPASS instruction.

	Code		
B2	B1	B0	Instruction
0	0	0	EXTEST
0	0	1	SAMPLE/PRELOAD
Х	1	Х	BYPASS
1	0	0	HI-Z
1	0	1	BYPASS

Table 9-3. Instructions

During the capture-IR controller state, the parallel inputs to the instruction shift register are loaded with the standard 2-bit binary value (01) into the two least significant bits and the loss-of-crystal (LOC) status signal into bit 2. The parallel outputs, however, remain unchanged by this action since an update-IR signal is required to modify them.

The LOC status bit of the instruction register indicates whether an internal clock is detected when operating with a crystal clock source. The LOC bit is clear when a clock is detected and set when it is not. The LOC bit is always clear when an external clock is used. The LOC bit can be used to detect faulty connectivity when a crystal is used to clock the device.

## 9.4.1 EXTEST (000)

The external test (EXTEST) instruction selects the 132-bit boundary scan register. EXTEST asserts internal reset for the MC68340 system logic to force a predictable benign internal state while performing external boundary scan operations.

By using the TAP, the register is capable of a) scanning user-defined values into the output buffers, b) capturing values presented to input pins, c) controlling the direction of bidirectional pins, and d) controlling the output drive of three-state output pins. For more details on the function and uses of EXTEST, please refer to the IEEE 1149.1 document.

## 9.4.2 SAMPLE/PRELOAD (001)

The SAMPLE/PRELOAD instruction selects the 132-bit boundary scan register and provides two separate functions. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the capture-DR controller state. The data can be observed by shifting it transparently through the boundary scan register.





Figure 11-14. Timer Module Signal Timing Diagram



JTAG, 4-2

— L —

— J —

Late Bus Error, 3-34 LG Bit, 5-56-5-57 Limp Mode, 4-19, 4-29 Local Loopback Mode, 7-14, 7-38 Location of Modules, 4-2-4-3, 4-20 Logical Instructions, 4-48 Long-Word Read 8-Bit Port, Timing, 3-11 16-Bit Port, Timing, 3-13 Write 8-Bit Port, Timing, 3-12 16-Bit Port, Timing, 3-13 Looping Modes, 7-14-7-15 Loss of Input Signal, 4-9, 4-11, 4-29 Low Power Stop Mode, 3-23, 4-13, 4-17, 4-29, 10-12 Low-Voltage, 10-10, 10-11 LPSTOP Cycle, 3-23

— M —

MAID Bits, 6-25, 6-36 Master Station, 7-15 Maximum Rating, 11-1 MC68681, 7-4 Memory Access Times, 10-7 Interfacing, 10-5, 10-10 Memory-to-Memory Transfer, 6-1, 6-3, 6-5 Microbus Controller, 5-89, 5-91 Microsequencer Operation, 5-89–5-90 Misaligned Operands, 3-7 MISC Bits, 7-28 MODCK Signal, 2-9, 4-7, 4-35 MODE Bits, 8-6, 8-8-8-10, 8-12-8-14, 8-16, 8-22, 8-28 Mode Register 1, 7-13, 7-16-7-17, 7-22, 7-34, 7-47 Mode Register 2, 7-4, 7-17, 7-38, 7-47 Module Base Address Register, 4-2, 4-20, 4-36 Access, 3-27 Module Configuration Register, 4-21, 4-36, 6-23, 7-19, 7-46, 8-18, 8-27 Locations, 4-3, 4-5 MOVE Instruction Timing Table, 5-101–5-102 MOVEM Faults, 5-56, 5-58-5-59, 5-61 MOVEP Faults, 5-55-5-56 Multidrop Mode, 7-15-7-16, 7-23 Timing, 7-16 Multiprocessor Systems, 5-61

- N -

NCS Bit, 4-31 Negate RTS Command, 7-29 Negative Tails, 5-93–5-94 No Operation Command, 5-86

#### — 0 —

OC Bits, 8-6-8-8, 8-10, 8-22, 8-28 OE Bit, 7-13, 7-25, 7-28 ON Bit, 8-6, 8-8, 8-11, 8-24 One Mode, 8-23 OP0, 7-6, 7-36-7-38 OP1, 7-7, 7-36-7-38 OP4, 7-7, 7-36-7-37 OP6, 7-7, 7-36-7-37 Opcode Tracking in Loop Mode, 5-88 Operand Faults, 5-56, 5-58, 5-61 Misalignment, 3-7 Size Field, 5-73 Operation Field, 5-73 Ordering Information, 12-1 OUT Bit, 8-7-8-8, 8-10, 8-24 Output Port Control Register, 7-36, 7-46 Data Register, 7-6-7-7, 7-22, 7-37 Overrun Error, 7-11, 7-25

#### — P —

Package Dimensions, 12-6–12-7 Package Types, 1-9, 12-1–12-2, 12-4 Parity Error, 7-11, 7-24 Mode, 7-23 Type, 7-23 PCLK Bit, 8-21, 8-22, 8-27 PE Bit, 7-11, 7-13, 7-24, 7-28 Period Measurement, 8-13 Periodic Interrupt Control Register, 4-7, 4-26, 4-37 Generation, 8-6, 8-8, 8-9 Timer Register, 4-7, 4-27, 4-37 Timer, 4-1, 4-4, 4-7, 4-9, 4-17 Periodic Timer Period Calculation, 4-8 Phase Comparator, 4-11-4-12 Phase-Locked Loop, 4-9-4-12, 10-1-10-2 Pin Group, 12-3, 12-5 PIRQL Bits, 4-7, 4-26, 4-37 PITR Bits, 4-27, 4-37 PIV Bits, 4-26 PM Bits, 7-23, 7-47 PO Bits, 8-25 Port A Data Direction Register, 4-34 Data Register, 4-34