



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	190
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 1.32V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	324-BGA
Supplier Device Package	324-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc564a70b4cfay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC564A70 series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

1.2 Description

This microcontroller is a 32-bit system-on-chip (SoC) device intended for use in mid-range engine control and automotive transmission control applications.

It is compatible with devices in ST's SPC56xx family and offers performance and capability above that of the SPC563M devices.

The microcontroller's e200z4 host processor core is built on the Power Architecture technology and designed specifically for embedded applications. In addition to the Power Architecture technology, this core supports instructions for digital signal processing (DSP).

The device has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed by a 128 KB on-chip SRAM and a 2 MB internal flash memory.

For development, the device includes a calibration bus that is accessible only when using the STMicroelectronics calibration tool.

1.3 Device feature summary

Table 2 summarizes the SPC564A70 features and compares them to those of the SPC564A80.

 Table 2.
 SPC564A70 device feature summary

	Feature	SPC564A70	SPC564A80
Pro	cess	90	nm
Co	re	e20	0z4
	SIMD	Ye	es
	VLE	Ye	es
	Cache	8 KB ins	struction
	Non-Maskable Interrupt (NMI)	NMI and Crit	ical Interrupt
	MMU	24-6	entry
	MPU	16-6	entry
	Crossbar switch	4 × 4	5×4
	Core performance	0–150) MHz
Wir	ndowing software watchdog	Ye	es



Block	Function
Reaction Module (REACM)	Works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current control loop.
System Integration Unit (SIU)	Controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation.
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System timers	Includes periodic interrupt timer with real-time interrupt; output compare timer and system watchdog timer
System watchdog timer (SWT)	Provides protection from runaway code
Temperature sensor	Provides the temperature of the device as an analog value

Table 3. SPC564A70 series block summary (continued)

- 150 MHz e200z4 Power Architecture[®] core
 - Variable length instruction encoding (VLE)
 - Superscalar architecture with 2 execution units
 - Up to 2 integer or floating point instructions per cycle
 - Up to 4 multiply and accumulate operations per cycle
- Memory organization
 - 2 MB on-chip flash memory with ECC and read-while-write (RWW)
 - 128 KB on-chip SRAM with standby functionality (32 KB) and ECC
 - 8 KB instruction cache (with line locking), configurable as 2- or 4-way
 - 14 + 3 KB eTPU code and data RAM
 - 4×4 crossbar switch (XBAR)
 - 24-entry MMU
- Fail Safe Protection
 - 16-entry Memory Protection Unit (MPU)
 - CRC unit with 3 submodules
 - Junction temperature sensor
- Interrupt
 - Configurable interrupt controller (INTC) with non-maskable interrupt (NMI)
 - 64-channel eDMA
- Serial channels
 - 3 eSCI modules
 - 3 DSPI modules (2 of which support downstream Micro Second Channel [MSC])
 - 3 FlexCAN modules with 64 message buffers each
 - 1 FlexRay module (V2.1) up to 10 Mbit/s w/dual or single channel, 128 message objects, ECC
- 1 eMIOS
 - 24 unified channels
- 1 eTPU2 (second generation eTPU)
 - 32 standard channels





The eTPU2 includes these distinctive features:

- 32 channels; each channel associated with one input and one output signal
 - Enhanced input digital filters on the input pins for improved noise immunity
 - Identical, orthogonal channels: each channel can perform any time function. Each time function can be assigned to more than one channel at a given time, so each signal can have any functionality.
 - Each channel has an event mechanism which supports single and double action functionality in various combinations. It includes two 24-bit capture registers, two 24-bit match registers, 24-bit greater-equal and equal-only comparators.
 - Input and output signal states visible from the host
- 2 independent 24-bit time bases for channel synchronization:
 - First time base clocked by system clock with programmable prescale division from 2 to 512 (in steps of 2), or by output of second time base prescaler
 - Second time base counter can work as a continuous angle counter, enabling angle based applications to match angle instead of time
 - Both time bases can be exported to the eMIOS timer module
 - Both time bases visible from the host
- Event-triggered microengine:
 - Fixed-length instruction execution in two-system-clock microcycle
 - 14 KB of code memory (SCM)
 - 3 KB of parameter (data) RAM (SPRAM)
 - Parallel execution of data memory, ALU, channel control and flow control subinstructions in selected combinations
 - 32-bit microengine registers and 24-bit wide ALU, with 1 microcycle addition and subtraction, absolute value, bitwise logical operations on 24-bit, 16-bit, or byte operands, single-bit manipulation, shift operations, sign extension and conditional execution
 - Additional 24-bit Multiply/MAC/Divide unit which supports all signed/unsigned Multiply/MAC combinations, and unsigned 24-bit divide. The MAC/Divide unit works in parallel with the regular microcode commands.
- Resource sharing features support channel use of common channel registers, memory and microengine time:
 - Hardware scheduler works as a "task management" unit, dispatching event service routines by predefined, host-configured priority
 - Automatic channel context switch when a "task switch" occurs, that is, one function thread ends and another begins to service a request from other channel: channel-specific registers, flags and parameter base address are automatically loaded for the next serviced channel
 - SPRAM shared between host CPU and eTPU2, supporting communication either between channels and host or inter-channel
 - Hardware implementation of 4 semaphores support coherent parameter sharing between both eTPU engines
 - Dual-parameter coherency hardware support allows atomic access to 2 parameters by host



out-of-band noise; while providing a reduced sample rate output to minimize the amount DSP processing bandwidth required to fully process the digitized waveform.

The eQADC provides the following features:

- Dual on-chip ADCs
 - 2 \times 12-bit ADC resolution
 - Programmable resolution for increased conversion speed (12-bit, 10-bit, 8-bit)
 12-bit conversion time 938 ns (1 M sample/s)

10-bit conversion time – 813 ns (1.2 M sample/s)

- 8-bit conversion time 688 ns (1.4M sample/s)
- Up to 10-bit accuracy at 500K sample/s and 8-bit accuracy at 1M sample/s
- Differential conversions
- Single-ended signal range from 0 to 5 V
- Sample times of 2 (default), 8, 64, or 128 ADC clock cycles
- Provides time stamp information when requested
- Allows time stamp information relative to eTPU clock sources, such as an angle clock
- Parallel interface to eQADC command FIFOs (CFIFOs) and result FIFOs (RFIFOs)
- Supports both right-justified unsigned and signed formats for conversion results
- 40 single-ended input channels, expandable to 56 channels with external multiplexers (supports 4 external 8-to-1 muxes)
- 8 channels can be used as 4 pairs of differential analog input channels
- Differential channels include variable gain amplifier for improved dynamic range (×1, ×2, ×4)
- Differential channels include programmable pull-up and pull-down resistors for biasing and sensor diagnostics (200 kΩ, 100 kΩ, 5 kΩ)
- Additional internal channels for monitoring voltages (such as core voltage, I/O voltage, LVI voltages, etc.) inside the device
- An internal bandgap reference to allow absolute voltage measurements
- Silicon die temperature sensor
 - Provides temperature of silicon as an analog value
 - Read using an internal ADC analog channel
 - May be read with either ADC
- 2 decimation filters
 - Programmable decimation factor (1 to 16)
 - Selectable IIR or FIR filter
 - Up to 4th order IIR or 8th order FIR
 - Programmable coefficients
 - Saturated or non-saturated modes
 - Programmable Rounding (Convergent; Two's Complement; Truncated)



2 Pinout and signal description

This section contains the pinouts for all production packages for the SPC564A70 device. For pin signal descriptions, please refer to *Table 4*

Note: Any pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device behavior or damage.



2.1 LQFP176 pinout



Note: Pin 96 (VSS) should be tied low.

Figure 2. 176-pin LQFP pinout (top view)





5	

Table 4. SPC564A70 signal properties (continued)

				PCR	I/O	Voltage ⁽⁶⁾ /	Status ⁽⁸⁾		Package pin No.		
Name ⁽¹⁾	Function ⁽²⁾	P / A / G ⁽³⁾	field (4)	(5)	type	Pad type ⁽⁷⁾	During reset	After reset	176	208 ⁽⁹⁾	324
CAL_ADDR[15] CAL_ALE	Calibration address bus Calibration address latch enable	P A1	01 10	340	I/O O	VDDE12 / Fast		_/_	—	_	—
CAL_ADDR[16] CAL_DATA[16]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	_
CAL_ADDR[17] CAL_DATA[17]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	_
CAL_ADDR[18] CAL_DATA[18]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	_
CAL_ADDR[19] CAL_DATA[19]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	_
CAL_ADDR[20] CAL_DATA[20]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	—	_	_
CAL_ADDR[21] CAL_DATA[21]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[22] CAL_DATA[22]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[23] CAL_DATA[23]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	—	_	
CAL_ADDR[24] CAL_DATA[24]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[25] CAL_DATA[25]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[26] CAL_DATA[26]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[27] CAL_DATA[27]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	—	—	
CAL_ADDR[28] CAL_DATA[28]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	—
CAL_ADDR[29] CAL_DATA[29]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	—	—	—
CAL_ADDR[30] CAL_DATA[30]	Calibration address bus Calibration data bus	P A1	01 10	345	I/O I/O	VDDE12 / Fast		_/_	_	_	_

Table 4. SPC564A70 signal properties (continued)

(1)		(2)	PCR	PCR	I/O	Voltage ⁽⁶⁾ /	Sta	Package pin No.			
Name ⁽¹⁾	Function ⁽²⁾	P / A / G ⁽³⁾	field (4)	(5)	type	Pad type ⁽⁷⁾	During reset	After reset	176	208 ⁽⁹⁾	324
ETPUA12 DSPI_B_PCS[1] RCH4_C GPIO[126]	eTPU A channel DSPI B peripheral chip select Reaction channel 4C GPIO	P A1 A2 G	001 010 100 000	126	I/O O O I/O	VDDEH1 / Medium	— / WKPCFG	— / WKPCFG	47	L1	J1
ETPUA13 DSPI_B_PCS[3] GPIO[127]	eTPU A channel DSPI B peripheral chip select GPIO	P A1 G	01 10 00	127	I/O O I/O	VDDEH1 / Medium	— / WKPCFG	— / WKPCFG	46	J4	G4
ETPUA14 DSPI_B_PCS[4] ETPUA9_O RCH0_A GPIO[128]	eTPU A channel DSPI B peripheral chip select eTPU A channel (output only) Reaction channel 0A GPIO	P A1 A2 A3 G	0001 0010 0100 1000 0000	128	I/O O O I/O	VDDEH1 / Medium	— / WKPCFG	— / WKPCFG	42	J3	G3
ETPUA15 DSPI_B_PCS[5] RCH1_A GPI0[129]	eTPU A channel DSPI B peripheral chip select Reaction channel 1A GPIO	P A1 A2 G	001 010 100 000	129	I/O O O I/O	VDDEH1 / Medium	— / WKPCFG	— / WKPCFG	40	K2	H2
ETPUA16 DSPI_D_PCS[1] RCH2_A GPIO[130]	eTPU A channel DSPI D peripheral chip select Reaction channel 2A GPIO	P A1 A2 G	001 010 100 000	130	I/O O O I/O	VDDEH1 / Slow	— / WKPCFG	— / WKPCFG	39	K1	H1
ETPUA17 DSPI_D_PCS[2] RCH3_A GPI0[131]	eTPU A channel DSPI D peripheral chip select Reaction channel 3A GPIO	P A1 A2 G	001 010 100 000	131	I/O O O I/O	VDDEH1 / Slow	— / WKPCFG	— / WKPCFG	38	НЗ	F3
ETPUA18 DSPI_D_PCS[3] RCH4_A GPI0[132]	eTPU A channel DSPI D peripheral chip select Reaction channel 4A GPIO	P A1 A2 G	001 010 100 000	132	I/O O O I/O	VDDEH1 / Slow	— / WKPCFG	— / WKPCFG	37	H4	F4
ETPUA19 DSPI_D_PCS[4] RCH5_A GPIO[133]	eTPU A channel DSPI D peripheral chip select Reaction channel 5A GPIO	P A1 A2 G	001 010 100 000	133	I/O O O I/O	VDDEH1 / Slow	— / WKPCFG	— / WKPCFG	36	J2	G2

Doc ID 18078 Rev 4

55/133

Pinout and signal description

				PCP	1/0	Voltage ⁽⁶⁾ /	Sta	tus ⁽⁸⁾
Name ⁽¹⁾	Function ⁽²⁾	P / A / G ⁽³⁾	field (4)	(5)	type	Pad type ⁽⁷⁾	During reset	
EMIOS5 ETPUA5_O GPIO[184]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	184	I/O O I/O	VDDEH4 / Slow	— / WKPCFG	
EMIOS6 ETPUA6_O GPIO[185]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	185	I/O O I/O	VDDEH4 / Slow	— / Down	
EMIOS7 ETPUA7_O GPIO[186]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	186	I/O O I/O	VDDEH4 / Slow	— / Down	
EMIOS8 ETPUA8_O SCI_B_TX GPIO[187]	eMIOS channel eTPU A channel (output only) eSCI B transmit GPIO	P A1 A2 G	001 010 100 000	187	I/O O O I/O	VDDEH4 / Slow	— / Up	
514000		-	0.04		1/0			

SPC564A70 signal properties (continued) Table 4.

Doc
D
18078
3 Rev
4

5

Name ⁽¹⁾	Function ⁽²⁾	P / A / G ⁽³⁾	field	(5)	type	Pad type ⁽⁷⁾	Duraina a second	A (1 1	470	000(9)	204
			(4)				During reset	After reset	176	208(*)	324
EMIOS5 ETPUA5_O GPIO[184]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	184	I/O 0 /O	VDDEH4 / Slow	— / WKPCFG	— / WKPCFG	_	_	AA12
EMIOS6 ETPUA6_O GPIO[185]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	185	I/O O I/O	VDDEH4 / Slow	— / Down	— / Down	68	P7	Y12
EMIOS7 ETPUA7_O GPIO[186]	eMIOS channel eTPU A channel (output only) GPIO	P A1 G	01 10 00	186	I/O O I/O	VDDEH4 / Slow	— / Down	— / Down	69	_	AB13
EMIOS8 ETPUA8_O SCI_B_TX GPIO[187]	eMIOS channel eTPU A channel (output only) eSCI B transmit GPIO	P A1 A2 G	001 010 100 000	187	I/O O O I/O	VDDEH4 / Slow	— / Up	— / Up	70	P8	W13
EMIOS9 ETPUA9_O SCI_B_RX GPIO[188]	eMIOS channel eTPU A channel (output only) eSCI B receive GPIO	P A1 A2 G	001 010 100 000	188	I/O O I I/O	VDDEH4 / Slow	— / Up	— / Up	71	R7	AA13
EMIOS10 DSPI_D_PCS[3] RCH3_B GPIO[189]	eMIOS channel DSPI D peripheral chip select Reaction channel 3B GPIO	P A1 A2 G	001 010 100 000	189	I/O O O I/O	VDDEH4 / Medium	— / WKPCFG	— / WKPCFG	73	N8	Y13
EMIOS11 DSPI_D_PCS[4] RCH3_C GPIO[190]	eMIOS channel DSPI D peripheral chip select Reaction channel 3C GPIO	P A1 A2 G	001 010 100 000	190	I/O O O I/O	VDDEH4 / Medium	— / WKPCFG	— / WKPCFG	75	R8	AB14
EMIOS12 DSPI_C_SOUT ETPUA27_O GPIO[191]	eMIOS channel DSPI C data output eTPU A channel (output only) GPIO	P A1 A2 G	001 010 100 000	191	I/O O O I/O	VDDEH4 / Medium	— / WKPCFG	— / WKPCFG	76	N10	W15
EMIOS13 DSPI_D_SOUT GPIO[192]	eMIOS channel DSPI D data output GPIO	P A1 G	01 10 00	192	I/O O I/O	VDDEH4 / Medium	— / WKPCFG	— / WKPCFG	77	Т8	AA14

Pinout and signal description

Package pin No.

SPC564A70B4, SPC564A70L7

58/133

3 Electrical characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the SPC564A70 series of MCUs.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

3.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 8* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 8.Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.



As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components that are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed-box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using Equation 2:

Equation 2 $T_J = T_B + (R_{\theta JB} * P_D)$

where:

 T_B = board temperature for the package perimeter (°C)

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8S

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

Equation 3 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device-related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.



Pad type	Symbol	·	с	Period (ns)	Load ⁽²⁾ (pF)	V _{DDE} (V)	Drive/Slew rate select	I _{DDE} Avg (mA) ⁽³⁾	I _{DDE} RMS (mA)
		C C	D	10	50	3.6	11	22.7	68.3
		C C	D	10	30	3.6	10	12.1	41.1
Fast		C C	D	10	20	3.6	01	8.3	27.7
		C C	D	10	10	3.6	00	4.44	14.3
	IDRV_FC	C C	D	10	50	1.98	11	12.5	31
		C C	D	10	30	1.98	10	7.3	18.6
		C C	D	10	20	1.98	01	5.42	12.6
		C C	D	10	10	1.98	00	2.84	6.4
		C C	D	20	50	5.25	11	9	_
MultiV	1	C C	D	30	50	5.25	01	6.1	_
(High swing mode)	IDRV_MULTV_HV	C C	D	117	50	5.25	00	2.3	_
		C C	D	212	200	5.25	00	5.8	_
MultiV (Low swing mode)	I _{DRV_MULTV_HV}	C C	D	30	30	5.25	11	3.4	_

 Table 22.
 I/O pad average IDDE specifications⁽¹⁾ (continued)

1. Numbers from simulations at best case process, 150 °C

2. All loads are lumped.

3. Average current is for pad configured as output only

3.9.1 I/O pad V_{RC33} current specifications

The power consumption of the V_{RC33} supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin V_{RC33} currents for all I/O segments. The output pin V_{RC33} current can be calculated from *Table 23* based on the voltage, frequency, and load on all fast pins. The input pin V_{RC33} current can be calculated from *Table 23* based on the voltage, frequency, and load on the voltage, frequency, and load on all medium pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in *Table 23*.



	11000		<u></u>	•		1		
Pad type	Symbol		с	Period (ns)	Load ⁽²⁾ (pF)	Drive select	I _{DD33} Avg (μA)	I _{DD33} RMS (μΑ)
		CC	D	100	50	11	0.8	235.7
Slow		CC	D	200	50	01	0.04	87.4
SIOW	^I DRV_SSR_HV	CC	D	800	50	00	0.06	47.4
		CC	D	800	200	00	0.009	47
	I _{DRV_MSR_HV}	CC	D	40	50	11	2.75	258
Modium		CC	D	100	50	01	0.11	76.5
Medium		CC	D	500	50	00	0.02	56.2
		CC	D	500	200	00	0.01	56.2
		CC	D	20	50	11	33.4	35.4
MultiV ⁽³⁾		CC	D	30	50	01	33.4	34.8
(High swing mode)	^I DRV_MULTV_HV	CC	D	117	50	00	33.4	33.8
		CC	D	212	200	00	33.4	33.7
MultiV ⁽⁴⁾ (Low swing mode)	I _{DRV_MULTV_HV}	сс	D	30	30	11	33.4	33.7

Table 23. I/O pad V_{RC33} average I_{DDE} specifications⁽¹⁾

1. These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

2. All loads are lumped.

3. Average current is for pad configured as output only

4. In low swing mode, multi-voltage pads must operate in highest slew rate setting, ipp_sre0 = 1, ipp_sre1 = 1.

Pad type	Symb	ol	с	Period (ns)	Load ⁽²⁾ (pF)	V _{RC33} (V)	V _{DDE} (V)	Drive select	I _{DD33} Avg (μA)	Ι _{DD33} RMS (μΑ)
		CC	D	10	50	3.6	3.6	11	2.35	6.12
		СС	D	10	30	3.6	3.6	10	1.75	4.3
	I _{DRV_FC}	СС	D	10	20	3.6	3.6	01	1.41	3.43
Fact		CC	D	10	10	3.6	3.6	00	1.06	2.9
1 451		СС	D	10	50	3.6	1.98	11	1.75	4.56
		CC	D	10	30	3.6	1.98	10	1.32	3.44
		CC	D	10	20	3.6	1.98	01	1.14	2.95
		CC	D	10	10	3.6	1.98	00	0.95	2.62

Table 24. V_{RC33} pad average DC current⁽¹⁾

1. These are typical values that are estimated from simulation and not tested. Currents apply to output pins only.

2. All loads are lumped.



- 4. Page size is 128 bits (4 words)
- 5. Time between program suspend resume and the next program suspend request.
- 6. Time between erase suspend resume and the next erase suspend request.

Symbol		c	Parameter	Conditions	Valu	Unit		
Symbo	1	C	Faiameter	Conditions	Min Typ		Unit	
P/E	СС	D	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range (T _J)	_	100000	_	cycles	
P/E	СС	D	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T_J)	_	1000	100000	cycles	
		D		Blocks with 0 – 1000 P/E cycles	20	_		
Retention	сс	D	Minimum data retention at 85 °C	Blocks with 10000 P/E cycles	10	_	years	
		D		Blocks with 100000 P/E cycles	5	_		

Table 34. Flash EEPROM module life



3.16 AC specifications

3.16.1 Pad AC specifications

Table 35. Pad AC specifications $(V_{DDE} = 4.75 V)^{(1)}$

Name		с	Output del Low-to-Hig Lo	ay (ns) ⁽²⁾⁽³⁾ h / High-to- w	Rise/Fall ec	lge (ns) ⁽³⁾⁽⁴⁾	Drive load (pF)	SRC/DSC
			Min Max		Min Max			MSB, LSB
	C C	D	4.6/3.7	12/12	2.2/2.2	12/12	50	11 ⁽⁸⁾
								10 ⁽⁹⁾
Medium ⁽⁵⁾⁽⁶⁾⁽⁷⁾	C C	D	12/13	28/34	5.6/6	15/15	50	01
	C C	D	69/71	152/165	34/35	74/74	50	00
	C C	D	7.3/5.7	19/18	4.4/4.3	20/20	50	11 ⁽⁸⁾
	_							
Slow ⁽⁷⁾⁽¹⁰⁾	C C	D	26/27	61/69	13/13	34/34	50	01
	C C	D	137/142	320/330	72/74	164/164	50	00
	C C	D	4.1/3.6	10.3/8.9	3.28/2.98	8/8	50	₁₁ (8)
MultiV ⁽¹¹⁾								
(High Swing Mode)	C C	D	8.38/6.11	16/12.9	5.48/4.81	11/11	50	01
	C C	D	61.7/10.4	92.2/24.3	42.0/12.2	63/63	50	00
MultiV (Low Swing Mode)	C C	D	2.31/2.34	7.62/6.33	1.26/1.67	6.5/4.4	30	11 ⁽⁸⁾
Fast ⁽¹²⁾		<u> </u>						
Standalone input buffer ⁽¹³⁾	C C	D	0.5/0.5	1.9/1.9	0.3/0.3	±1.5/1.5	0.5	_

1. These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DD} = 1.14 V to 1.32 V, V_{DDEH} = 4.75 V to 5.25 V, T_A = T_L to T_H .

2. This parameter is supplied for reference and is not guaranteed by design and not tested.

3. Delay and rise/fall are measured to 20% or 80% of the respective signal.

4. This parameter is guaranteed by characterization before qualification rather than 100% tested.

5. In high swing mode, high/low swing pad V_{OL} and V_{OH} values are the same as those of the slew controlled output pads.

6. Medium Slew-Rate Controlled Output buffer. Contains an input buffer and weak pull-up/pull-down.

Output delay is shown in *Figure 9* and *Figure 10*. Add a maximum of one system clock to the output delay for delay with respect to system clock.



The tool/debugger must provide at least one TCK clock for the EVTI signal to be recognized by the MCU. When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least one TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command. Expect the effect of EVTI and RDY to be delayed by edges of TCK.

RDY is not available in all device packages.



Figure 12. JTAG test clock input timing





Figure 20. Synchronous output timing





Figure 29. DSPI modified transfer format timing (master, CPHA = 1)



Figure 30. DSPI modified transfer format timing (slave, CPHA = 0)

Doc ID 18078 Rev 4





Figure 31. DSPI modified transfer format timing (slave, CPHA = 1)



Figure 32. DSPI PCS strobe (PCSS) timing

3.17.9 eQADC SSI timing

Table 48.	eQADC SSI timing	g characteristics	(pads at 3.3 V	' or at 5.0 V) ⁽¹⁾
			N	,

	CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.								
#	Symb	Symbol C		Poting		Value			
#	Synn			Kaung	Min	Тур	Мах		
1	f _{FCK}	CC	D	FCK Frequency ⁽²⁾⁽³⁾	1/17		1/2	f _{SYS_CLK}	
1	t _{FCK}	СС	D	FCK Period (t _{FCK} = 1/ f _{FCK})	2		17	t _{SYS_CLK}	



Doc ID 18078 Rev 4

Cumhal		mm		inches ⁽²⁾			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	—	—	1.600	—	—	0.063	
A1	0.050	—	0.150	0.002	—	—	
A2	1.350	—	1.450	0.053	—	0.057	
b	0.170	—	0.270	0.007	—	0.011	
С	0.090	—	0.200	0.004	—	0.008	
D	23.900	—	24.100	0.941	—	0.949	
E	23.900	—	24.100	0.941	—	0.949	
е	—	0.500	—	—	0.020	—	
HD	25.900	—	26.100	1.020	—	1.028	
HE	25.900	—	26.100	1.020	—	1.028	
L ⁽³⁾	0.450	—	0.750	0.018	—	0.030	
L1	—	1.000	—	—	0.039	—	
ZD	—	1.250	—	—	0.049	—	
ZE	—	1.250	—	—	0.049	—	
k	0 °	—	7 °	0 °	—	7 °	
CCC	—	—	0.080	—	—	0.003	

Table 51		machanical	data ⁽¹⁾
Table 51.	LUFP1/0	mecnanical	data''

1. Controlling dimension: millimeter

2. Values in inches are converted from mm and rounded to 4 decimal digits.

3. L dimension is measured at gauge plane at 0.25 above the seating plane.

