



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | UART/USART |
| Peripherals | POR |
| Number of I/O | 32 |
| Program Memory Size | - |
| Program Memory Type | ROMless |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c31sbaa-512 |

80C51 8-bit microcontroller family

128/256 byte RAM ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C31/80C32

DESCRIPTION

The Philips 80C31/32 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7 V to 5.5 V.

The 80C31/32 ROMless devices contain a 128×8 RAM/ 256×8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC54/58 and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

| ROM/EPROM Memory Size (X by 8) | RAM Size (X by 8) | Programmable Timer Counter (PCA) | Hardware Watch Dog Timer |
|--------------------------------------|----------------------|--|--------------------------------|
| 80C31/8XC51 | | | |
| 0K/4K | 128 | No | No |
| 80C32/8XC52/54/58 | | | |
| 0K/8K/16K/32K | 256 | No | No |
| 80C51RA+/8XC51RA+/RB+/RC+ | | | |
| 0K/8K/16K/32K | 512 | Yes | Yes |
| 8XC51RD+ | | | |
| 64K | 1024 | Yes | Yes |


FEATURES

- 8051 Central Processing Unit
 - 128×8 RAM (80C31)
 - 256×8 RAM (80C32)
 - Three 16-bit counter/timers
 - Boolean processor
 - Full static operation
 - Low voltage (2.7 V to 5.5 V@ 16 MHz) operation
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at $V_{CC} = 5$ V
 - 0 to 16 MHz
 - 0 to 33 MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32

BLOCK DIAGRAM



80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

PIN DESCRIPTIONS

| MNEMONIC | PIN NUMBER | | | TYPE | NAME AND FUNCTION |
|---------------------------------|------------|--------------|---------------|------|--|
| | DIP | LCC | QFP | | |
| V _{SS} | 20 | 22 | 16 | I | Ground: 0 V reference. |
| V _{CC} | 40 | 44 | 38 | I | Power Supply: This is the power supply voltage for normal, idle, and power-down operation. |
| P0.0–P0.7 | 39–32 | 43–36 | 37–30 | I/O | Port 0: Port 0 is an open-drain, bidirectional I/O port with Schmitt trigger inputs. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. |
| P1.0–P1.7 | 1–8 | 2–9 | 40–44, 1–3 | I/O | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions for Port 1 include: T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out) T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control |
| P2.0–P2.7 | 21–28 | 24–31 | 18–25 | I/O | Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. |
| P3.0–P3.7 | 10–17 | 11, 13–19 | 5, 7–13 | I/O | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port TxD (P3.1): Serial output port INT0 (P3.2): External interrupt INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe |
| RST | 9 | 10 | 4 | I | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . |
| ALE | 30 | 33 | 27 | O | Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction. |
| PSEN | 29 | 32 | 26 | O | Program Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. |
| E _A /V _{PP} | 31 | 35 | 29 | I | External Access Enable/Programming Supply Voltage: E _A must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. |
| XTAL1 | 19 | 21 | 15 | I | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL2 | 18 | 20 | 14 | O | Crystal 2: Output from the inverting oscillator amplifier. |

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively.

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32

Table 1. 8XC51/80C31 Special Function Registers

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | | RESET VALUE |
|---------------------|---|----------------|---|-------|------|------|-------------------|------|------|--------|-------------|
| | | | MSB | | | | LSB | | | | |
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| AUXR# | Auxiliary | 8EH | — | — | — | — | — | — | — | AO | xxxxxxx0B |
| AUXR1# | Auxiliary 1 | A2H | — | — | — | — | WUPD ² | 0 | — | DPS | xxx000x0B |
| B* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| DPTR: DPH DPL | Data Pointer (2 bytes) Data Pointer High Data Pointer Low | 83H 82H | | | | | | | | | 00H 00H |
| | | | AF | AE | AD | AC | AB | AA | A9 | A8 | |
| IE* | Interrupt Enable | A8H | EA | — | ET2 | ES | ET1 | EX1 | ET0 | EX0 | 0x000000B |
| | | | BF | BE | BD | BC | BB | BA | B9 | B8 | |
| IP* | Interrupt Priority | B8H | — | — | PT2 | PS | PT1 | PX1 | PT0 | PX0 | xx000000B |
| | | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | |
| IPH# | Interrupt Priority High | B7H | — | — | PT2H | PSH | PT1H | PX1H | PT0H | PX0H | xx000000B |
| | | | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | |
| P0* | Port 0 | 80H | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FFH |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | |
| P1* | Port 1 | 90H | — | — | — | — | — | — | T2EX | T2 | FFH |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | |
| P2* | Port 2 | A0H | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | FFH |
| | | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | |
| P3* | Port 3 | B0H | RD | WR | T1 | T0 | INT1 | INT0 | TxD | RxD | FFH |
| | | | | | | | | | | | |
| PCON# ¹ | Power Control | 87H | SMOD1 | SMOD0 | — | POF | GF1 | GF0 | PD | IDL | 00xx0000B |
| | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| PSW* | Program Status Word | D0H | CY | AC | F0 | RS1 | RS0 | OV | — | P | 000000x0B |
| RACAP2H# | Timer 2 Capture High | CBH | | | | | | | | | 00H |
| RACAP2L# | Timer 2 Capture Low | CAH | | | | | | | | | 00H |
| SADDR# | Slave Address | A9H | | | | | | | | | 00H |
| SADEN# | Slave Address Mask | B9H | | | | | | | | | 00H |
| SBUF | Serial Data Buffer | 99H | | | | | | | | | xxxxxxxxB |
| | | | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | |
| SCON* | Serial Control | 98H | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | T1 | RI | 00H |
| SP | Stack Pointer | 81H | | | | | | | | | 07H |
| | | | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | |
| TCON* | Timer Control | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | 00H |
| | | | CF | CE | CD | CC | CB | CA | C9 | C8 | |
| T2CON* | Timer 2 Control | C8H | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | 00H |
| T2MOD# | Timer 2 Mode Control | C9H | — | — | — | — | — | — | T2OE | DCEN | xxxxxx00B |
| TH0 | Timer High 0 | 8CH | | | | | | | | | 00H |
| TH1 | Timer High 1 | 8DH | | | | | | | | | 00H |
| TH2# | Timer High 2 | CDH | | | | | | | | | 00H |
| TL0 | Timer Low 0 | 8AH | | | | | | | | | 00H |
| TL1 | Timer Low 1 | 8BH | | | | | | | | | 00H |
| TL2# | Timer Low 2 | CCH | | | | | | | | | 00H |
| TMOD | Timer Mode | 89H | | | | | | | | | GATE |

NOTE:

Unused register bits that are not defined should not be set by the user's program. If violated, the device could function incorrectly.

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

– Reserved bits.

1. Reset value depends on reset source.

2. Not available on 80C31.


80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

| (MSB) | | | | (LSB) | | | |
|--------|----------|--|------|-------|-----|------|--------|
| TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 |
| Symbol | Position | Name and Significance | | | | | |
| TF2 | T2CON.7 | Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1. | | | | | |
| EXF2 | T2CON.6 | Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1). | | | | | |
| RCLK | T2CON.5 | Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock. | | | | | |
| TCLK | T2CON.4 | Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock. | | | | | |
| EXEN2 | T2CON.3 | Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX. | | | | | |
| TR2 | T2CON.2 | Start/stop control for Timer 2. A logic 1 starts the timer. | | | | | |
| C/T2 | T2CON.1 | Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered). | | | | | |
| CP/RL2 | T2CON.0 | Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow. | | | | | |

SU00728

Figure 1. Timer/Counter 2 (T2CON) Control Register



SU00066

Figure 2. Timer 2 in Capture Mode

80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32




Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

80C51 8-bit microcontroller family

128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2*=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

Table 4. Timer 2 Generated Commonly Used Baud Rates

| Baud Rate | Osc Freq | Timer 2 | |
|-----------|----------|---------|--------|
| | | RCAP2H | RCAP2L |
| 375 K | 12 MHz | FF | FF |
| 9.6 K | 12 MHz | FF | D9 |
| 2.8 K | 12 MHz | FF | B2 |
| 2.4 K | 12 MHz | FF | 64 |
| 1.2 K | 12 MHz | FE | C8 |
| 300 | 12 MHz | FB | 1E |
| 110 | 12 MHz | F2 | AF |
| 300 | 6 MHz | FD | 8F |
| 110 | 6 MHz | F9 | 57 |

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

$$\text{Baud Rate} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud Rate} = \frac{f_{\text{osc}}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where f_{osc} = Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H, RCAP2L} = 65536 - \left(\frac{f_{\text{osc}}}{32 \times \text{Baud Rate}} \right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

80C51 8-bit microcontroller family

128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

Interrupt Priority Structure

The 80C31 and 80C32 have a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

| PRIORITY BITS | | INTERRUPT PRIORITY LEVEL |
|---------------|------|----------------------------|
| IPH.x | IP.x | |
| 0 | 0 | Level 0 (lowest priority) |
| 0 | 1 | Level 1 |
| 1 | 0 | Level 2 |
| 1 | 1 | Level 3 (highest priority) |

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 7. Interrupt Table

| SOURCE | POLLING PRIORITY | REQUEST BITS | HARDWARE CLEAR? | VECTOR ADDRESS |
|--------|------------------|--------------|---------------------------------------|----------------|
| X0 | 1 | IE0 | N (L) ¹ Y (T) ² | 03H |
| T0 | 2 | TP0 | Y | 0BH |
| X1 | 3 | IE1 | N (L) Y (T) | 13H |
| T1 | 4 | TF1 | Y | 1BH |
| SP | 5 | RI, TI | N | 23H |
| T2 | 6 | TF2, EXF2 | N | 2BH |

NOTES:

1. L = Level activated
2. T = Transition activated

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|---------------|--|---|-----|----|-----|-----|-----|-----|
| IE (0A8H) | | EA | — | ET2 | ES | ET1 | EX1 | ET0 | EX0 |
| | | Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it. | | | | | | | |
| BIT | SYMBOL | FUNCTION | | | | | | | |
| IE.7 | EA | Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit. | | | | | | | |
| IE.6 | — | Not implemented. Reserved for future use. | | | | | | | |
| IE.5 | ET2 | Timer 2 interrupt enable bit. | | | | | | | |
| IE.4 | ES | Serial Port interrupt enable bit. | | | | | | | |
| IE.3 | ET1 | Timer 1 interrupt enable bit. | | | | | | | |
| IE.2 | EX1 | External interrupt 1 enable bit. | | | | | | | |
| IE.1 | ET0 | Timer 0 interrupt enable bit. | | | | | | | |
| IE.0 | EX0 | External interrupt 0 enable bit. | | | | | | | |

SU00571

Figure 10. IE Registers

80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = 0\text{ V}$ (16 MHz devices)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------|--|---|--------------------|------------------|--------------------|--------------------------------|
| | | | MIN | TYP ¹ | MAX | |
| V_{IL} | Input low voltage | $4.0\text{ V} < V_{CC} < 5.5\text{ V}$ | -0.5 | | $0.2 V_{CC} - 0.1$ | V |
| | | $2.7\text{ V} < V_{CC} < 4.0\text{ V}$ | -0.5 | | 0.7 | V |
| V_{IH} | Input high voltage (ports 0, 1, 2, 3, EA) | | $0.2 V_{CC} + 0.9$ | | $V_{CC} + 0.5$ | V |
| V_{IH1} | Input high voltage, XTAL1, RST | | $0.7 V_{CC}$ | | $V_{CC} + 0.5$ | V |
| V_{OL} | Output low voltage, ports 1, 2, ⁸ | $V_{CC} = 2.7\text{ V}$ $I_{OL} = 1.6\text{ mA}^2$ | | | 0.4 | V |
| V_{OL1} | Output low voltage, port 0, ALE, $\overline{\text{PSEN}}^8, 7$ | $V_{CC} = 2.7\text{ V}$ $I_{OL} = 3.2\text{ mA}^2$ | | | 0.4 | V |
| V_{OH} | Output high voltage, ports 1, 2, 3 ³ | $V_{CC} = 2.7\text{ V}$ $I_{OH} = -20\text{ }\mu\text{A}$ | $V_{CC} - 0.7$ | | | V |
| | | $V_{CC} = 4.5\text{ V}$ $I_{OH} = -30\text{ }\mu\text{A}$ | $V_{CC} - 0.7$ | | | V |
| V_{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , $\overline{\text{PSEN}}^3$ | $V_{CC} = 2.7\text{ V}$ $I_{OH} = -3.2\text{ mA}$ | $V_{CC} - 0.7$ | | | V |
| I_{IL} | Logical 0 input current, ports 1, 2, 3 | $V_{IN} = 0.4\text{ V}$ | -1 | | -50 | μA |
| I_{TL} | Logical 1-to-0 transition current, ports 1, 2, 3 ⁶ | $V_{IN} = 2.0\text{ V}$ See note 4 | | | -650 | μA |
| I_{LI} | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | | | ± 10 | μA |
| I_{CC} | Power supply current (see Figure 21): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 25 for conditions) | See note 5 $T_{amb} = 0^{\circ}\text{C}$ to 70°C $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ | | 3 | | μA |
| | | | | | 50 75 | μA μA |
| R_{RST} | Internal reset pull-down resistor | | 40 | | 225 | k Ω |
| C_{IO} | Pin capacitance ¹⁰ (except EA) | | | | 15 | pF |

NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{\text{PSEN}}$ to momentarily fall below the $V_{CC} - 0.7$ specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
- See Figures 22 through 25 for I_{CC} test conditions.
Active mode: $I_{CC} = 0.9 \times \text{FREQ.} + 1.1\text{ mA}$
Idle mode: $I_{CC} = 0.18 \times \text{FREQ.} + 1.01\text{ mA}$; See Figure 21.
- This value applies to $T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$. For $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $I_{TL} = -750\text{ }\mu\text{A}$.
- Load capacitance for port 0, ALE, and $\overline{\text{PSEN}}$ = 100 pF, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85°C specification.)
Maximum I_{OL} per 8-bit port: 26 mA
Maximum total I_{OL} for all outputs: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF.

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32

DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$, 33 MHz devices; 5 V $\pm 10\%$; $V_{SS} = 0$ V

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------|--|---|--------------------|------------------|--------------------|--------------------------------|
| | | | MIN | TYP ¹ | MAX | |
| V_{IL} | Input low voltage | $4.5\text{ V} < V_{CC} < 5.5\text{ V}$ | -0.5 | | $0.2 V_{CC} - 0.1$ | V |
| V_{IH} | Input high voltage (ports 0, 1, 2, 3, $\overline{\text{EA}}$) | | $0.2 V_{CC} + 0.9$ | | $V_{CC} + 0.5$ | V |
| V_{IH1} | Input high voltage, XTAL1, RST | | $0.7 V_{CC}$ | | $V_{CC} + 0.5$ | V |
| V_{OL} | Output low voltage, ports 1, 2, 3 ⁸ | $V_{CC} = 4.5\text{ V}$ $I_{OL} = 1.6\text{ mA}^2$ | | | 0.4 | V |
| V_{OL1} | Output low voltage, port 0, ALE, $\overline{\text{PSEN}}$ ^{7, 8} | $V_{CC} = 4.5\text{ V}$ $I_{OL} = 3.2\text{ mA}^2$ | | | 0.4 | V |
| V_{OH} | Output high voltage, ports 1, 2, 3 ³ | $V_{CC} = 4.5\text{ V}$ $I_{OH} = -30\mu\text{A}$ | $V_{CC} - 0.7$ | | | V |
| V_{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , $\overline{\text{PSEN}}$ ³ | $V_{CC} = 4.5\text{ V}$ $I_{OH} = -3.2\text{ mA}$ | $V_{CC} - 0.7$ | | | V |
| I_{IL} | Logical 0 input current, ports 1, 2, 3 | $V_{IN} = 0.4\text{ V}$ | -1 | | -50 | μA |
| I_{TL} | Logical 1-to-0 transition current, ports 1, 2, 3 ⁶ | $V_{IN} = 2.0\text{ V}$ See note 4 | | | -650 | μA |
| I_{LI} | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | | | ± 10 | μA |
| I_{CC} | Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5) Power-down mode or clock stopped (see Figure 25 for conditions) | See note 5 $T_{amb} = 0^{\circ}\text{C}$ to 70°C $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ | | 3 | 50 75 | μA μA |
| R_{RST} | Internal reset pull-down resistor | | 40 | | 225 | $\text{k}\Omega$ |
| C_{IO} | Pin capacitance ¹⁰ (except $\overline{\text{EA}}$) | | | | 15 | pF |

NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading $> 100\text{ pF}$), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{\text{PSEN}}$ to momentarily fall below the $V_{CC} - 0.7$ specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
- See Figures 22 through 25 for I_{CC} test conditions.
 Active mode: $I_{CC(\text{MAX})} = 0.9 \times \text{FREQ.} + 1.1\text{ mA}$
 Idle mode: $I_{CC(\text{MAX})} = 0.18 \times \text{FREQ.} + 1.0\text{ mA}$; See Figure 21.
- This value applies to $T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$. For $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $I_{TL} = -750\text{ }\mu\text{A}$.
- Load capacitance for port 0, ALE, and $\overline{\text{PSEN}} = 100\text{ pF}$, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85°C specification.)
 Maximum I_{OL} per 8-bit port: 26 mA
 Maximum total I_{OL} for all outputs: 71 mA
 If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except $\overline{\text{EA}}$ is 25 pF).

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32

AC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$, $V_{CC} = +2.7\text{ V}$ to $+5.5\text{ V}$, $V_{SS} = 0\text{ V}$ ^{1, 2, 3}

| SYMBOL | FIGURE | PARAMETER | 16 MHz CLOCK | | VARIABLE CLOCK | | UNIT |
|-------------------------|--------|---|--------------|-----|------------------|---------------------|------|
| | | | MIN | MAX | MIN | MAX | |
| $1/t_{CLCL}$ | 14 | Oscillator frequency ⁵ Speed versions :S | | | 3.5 | 16 | MHz |
| t_{LHLL} | 14 | ALE pulse width | 85 | | $2t_{CLCL}-40$ | | ns |
| t_{AVLL} | 14 | Address valid to ALE low | 22 | | $t_{CLCL}-40$ | | ns |
| t_{LLAX} | 14 | Address hold after ALE low | 32 | | $t_{CLCL}-30$ | | ns |
| t_{LLIV} | 14 | ALE low to valid instruction in | | 150 | | $4t_{CLCL}-100$ | ns |
| t_{LLPL} | 14 | ALE low to PSEN low | 32 | | $t_{CLCL}-30$ | | ns |
| t_{PLPH} | 14 | PSEN pulse width | 142 | | $3t_{CLCL}-45$ | | ns |
| t_{PLIV} | 14 | PSEN low to valid instruction in | | 82 | | $3t_{CLCL}-105$ | ns |
| t_{PXIX} | 14 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t_{PXIZ} | 14 | Input instruction float after PSEN | | 37 | | $t_{CLCL}-25$ | ns |
| t_{AVIV} ⁴ | 14 | Address to valid instruction in | | 207 | | $5t_{CLCL}-105$ | ns |
| t_{PLAZ} | 14 | PSEN low to address float | | 10 | | 10 | ns |
| Data Memory | | | | | | | |
| t_{RLRH} | 15, 16 | \overline{RD} pulse width | 275 | | $6t_{CLCL}-100$ | | ns |
| t_{WLWH} | 15, 16 | \overline{WR} pulse width | 275 | | $6t_{CLCL}-100$ | | ns |
| t_{RLDV} | 15, 16 | \overline{RD} low to valid data in | | 147 | | $5t_{CLCL}-165$ | ns |
| t_{RHDX} | 15, 16 | Data hold after \overline{RD} | 0 | | 0 | | ns |
| t_{RHDZ} | 15, 16 | Data float after \overline{RD} | | 65 | | $2t_{CLCL}-60$ | ns |
| t_{LLDV} | 15, 16 | ALE low to valid data in | | 350 | | $8t_{CLCL}-150$ | ns |
| t_{AVDV} | 15, 16 | Address to valid data in | | 397 | | $9t_{CLCL}-165$ | ns |
| t_{LLWL} | 15, 16 | ALE low to \overline{RD} or \overline{WR} low | 137 | 239 | $3t_{CLCL}-50$ | $3t_{CLCL}+50$ | ns |
| t_{AVWL} | 15, 16 | Address valid to \overline{WR} low or \overline{RD} low | 122 | | $4t_{CLCL}-130$ | | ns |
| t_{QVWX} | 15, 16 | Data valid to \overline{WR} transition | 13 | | $t_{CLCL}-50$ | | ns |
| t_{WHQX} | 15, 16 | Data hold after \overline{WR} | 13 | | $t_{CLCL}-50$ | | ns |
| t_{QVWH} | 16 | Data valid to \overline{WR} high | 287 | | $7t_{CLCL}-150$ | | ns |
| t_{RLAZ} | 15, 16 | \overline{RD} low to address float | | 0 | | 0 | ns |
| t_{WHLH} | 15, 16 | \overline{RD} or \overline{WR} high to ALE high | 23 | 103 | $t_{CLCL}-40$ | $t_{CLCL}+40$ | ns |
| External Clock | | | | | | | |
| t_{CHCX} | 18 | High time | 20 | | 20 | $t_{CLCL}-t_{CLCX}$ | ns |
| t_{CLCX} | 18 | Low time | 20 | | 20 | $t_{CLCL}-t_{CHCX}$ | ns |
| t_{CLCH} | 18 | Rise time | | 20 | | 20 | ns |
| t_{CHCL} | 18 | Fall time | | 20 | | 20 | ns |
| Shift Register | | | | | | | |
| t_{XLXL} | 17 | Serial port clock cycle time | 750 | | $12t_{CLCL}$ | | ns |
| t_{QVXH} | 17 | Output data setup to clock rising edge | 492 | | $10t_{CLCL}-133$ | | ns |
| t_{XHGX} | 17 | Output data hold after clock rising edge | 8 | | $2t_{CLCL}-117$ | | ns |
| t_{XHDX} | 17 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t_{XHDV} | 17 | Clock rising edge to input data valid | | 492 | | $10t_{CLCL}-133$ | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Interfacing the 80C31 and 80C32 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- See application note AN457 for external memory interface.
- Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

80C51 8-bit microcontroller family
 128/256 byte RAM ROMless low voltage (2.7V–5.5V),
 low power, high speed (33 MHz)

80C31/80C32

AC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}^{1, 2, 3}$

| SYMBOL | FIGURE | PARAMETER | VARIABLE CLOCK ⁴ 16 MHz to f_{max} | | 33 MHz CLOCK | | UNIT |
|-----------------------|--------|--|--|---------------------|--------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t_{HLL} | 14 | ALE pulse width | $2t_{CLCL}-40$ | | 21 | | ns |
| t_{AVLL} | 14 | Address valid to ALE low | $t_{CLCL}-25$ | | 5 | | ns |
| t_{LLAX} | 14 | Address hold after ALE low | $t_{CLCL}-25$ | | | | ns |
| t_{LLIV} | 14 | ALE low to valid instruction in | | $4t_{CLCL}-65$ | | 55 | ns |
| t_{LLPL} | 14 | ALE low to $\overline{\text{PSEN}}$ low | $t_{CLCL}-25$ | | 5 | | ns |
| t_{PLPH} | 14 | $\overline{\text{PSEN}}$ pulse width | $3t_{CLCL}-45$ | | 45 | | ns |
| t_{PLIV} | 14 | $\overline{\text{PSEN}}$ low to valid instruction in | | $3t_{CLCL}-60$ | | 30 | ns |
| t_{PXIX} | 14 | Input instruction hold after $\overline{\text{PSEN}}$ | 0 | | 0 | | ns |
| t_{PXIZ} | 14 | Input instruction float after $\overline{\text{PSEN}}$ | | $t_{CLCL}-25$ | | 5 | ns |
| t_{AVIV} | 14 | Address to valid instruction in | | $5t_{CLCL}-80$ | | 70 | ns |
| t_{PLAZ} | 14 | $\overline{\text{PSEN}}$ low to address float | | 10 | | 10 | ns |
| Data Memory | | | | | | | |
| t_{RLRH} | 15, 16 | RD pulse width | $6t_{CLCL}-100$ | | 82 | | ns |
| t_{WLWH} | 15, 16 | WR pulse width | $6t_{CLCL}-100$ | | 82 | | ns |
| t_{RLDV} | 15, 16 | RD low to valid data in | | $5t_{CLCL}-90$ | | 60 | ns |
| t_{RHDX} | 15, 16 | Data hold after RD | 0 | | 0 | | ns |
| t_{RHDZ} | 15, 16 | Data float after RD | | $2t_{CLCL}-28$ | | 32 | ns |
| t_{LLDV} | 15, 16 | ALE low to valid data in | | $8t_{CLCL}-150$ | | 90 | ns |
| t_{AVDV} | 15, 16 | Address to valid data in | | $9t_{CLCL}-165$ | | 105 | ns |
| t_{LLWL} | 15, 16 | ALE low to RD or WR low | $3t_{CLCL}-50$ | $3t_{CLCL}+50$ | 40 | 140 | ns |
| t_{AVWL} | 15, 16 | Address valid to WR low or RD low | $4t_{CLCL}-75$ | | 45 | | ns |
| t_{QVWX} | 15, 16 | Data valid to WR transition | $t_{CLCL}-30$ | | 0 | | ns |
| t_{WHQX} | 15, 16 | Data hold after WR | $t_{CLCL}-25$ | | 5 | | ns |
| t_{QVWH} | 16 | Data valid to WR high | $7t_{CLCL}-130$ | | 80 | | ns |
| t_{RLAZ} | 15, 16 | RD low to address float | | 0 | | 0 | ns |
| t_{WHLH} | 15, 16 | RD or WR high to ALE high | $t_{CLCL}-25$ | $t_{CLCL}+25$ | 5 | 55 | ns |
| External Clock | | | | | | | |
| t_{CHCX} | 18 | High time | $0.38t_{CLCL}$ | $t_{CLCL}-t_{CLCX}$ | | | ns |
| t_{CLCX} | 18 | Low time | $0.38t_{CLCL}$ | $t_{CLCL}-t_{CHCX}$ | | | ns |
| t_{CLCH} | 18 | Rise time | | 5 | | | ns |
| t_{CHCL} | 18 | Fall time | | 5 | | | ns |
| Shift Register | | | | | | | |
| t_{XLXL} | 17 | Serial port clock cycle time | $12t_{CLCL}$ | | 360 | | ns |
| t_{QVXH} | 17 | Output data setup to clock rising edge | $10t_{CLCL}-133$ | | 167 | | ns |
| t_{XHQX} | 17 | Output data hold after clock rising edge | $2t_{CLCL}-80$ | | | | ns |
| t_{XHDX} | 17 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t_{XHDX} | 17 | Clock rising edge to input data valid | | $10t_{CLCL}-133$ | | 167 | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and $\overline{\text{PSEN}}$ = 100 pF, load capacitance for all other outputs = 80 pF.
- Interfacing the 80C31 and 80C32 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- Variable clock is specified for oscillator frequencies greater than 16 MHz to 33 MHz. For frequencies equal or less than 16 MHz, see 16 MHz "AC Electrical Characteristics", page 23.
- Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

80C51 8-bit microcontroller family

128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE

P – $\overline{\text{PSEN}}$
Q – Output data
R – $\overline{\text{RD}}$ signal
t – Time
V – Valid
W – $\overline{\text{WR}}$ signal
X – No longer a valid logic level
Z – Float

Examples: t_{AVLL} = Time for address valid to ALE low.
 t_{LLPL} = Time for ALE low to $\overline{\text{PSEN}}$ low.




Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle

80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing





Figure 18. External Clock Drive

80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1




80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



80C51 8-bit microcontroller family
128/256 byte RAM ROMless low voltage (2.7V–5.5V),
low power, high speed (33 MHz)

80C31/80C32

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

SOT307-2

