Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	·
Program Memory Type	ROMIess
EEPROM Size	·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	·
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c32ufaa-518

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

80C31/80C32

DESCRIPTION

The Philips 80C31/32 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7 V to 5.5 V.

The 80C31/32 ROMless devices contain a 128×8 RAM/ 256×8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC54/58 and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.


ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer						
80C31/8XC51									
0K/4K	128	No	No						
80C32/8XC52/54/58									
0K/8K/16K/32K	256	No	No						
80C51RA+/8XC5	80C51RA+/8XC51RA+/RB+/RC+								
0K/8K/16K/32K	512	Yes	Yes						
8XC51RD+									
64K	1024	Yes	Yes						

FEATURES

- 8051 Central Processing Unit
 - 128 × 8 RAM (80C31)
 - 256 × 8 RAM (80C32)
 - Three 16-bit counter/timers
 - Boolean processor
 - Full static operation
 - Low voltage (2.7 V to 5.5 V@ 16 MHz) operation
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at V_{CC} = 5 V
 - 0 to 16 MHz
 - 0 to 33 MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt

80C31/80C32

BLOCK DIAGRAM



Product specification

80C31/80C32

PIN DESCRIPTIONS

MNEMONIC DIP LCC OFP TYPE NAME AND FUNCTION VSS 20 22 16 1 Ground: 0 V reference. VCC 44 38 1 Power Supply: This is the power supply voltage for normal, idle, and power-down operation. P0.0-0.7 38-32 43-36 37-30 1/0 Port 0: son open-drain, bidirectional I/O port with Schnitt trigger inputs. Port 1 pins and paper and data memory. In this application, 1: uses strong internal pull-ups and Schnitt trigger inputs. Port 1 pins that ave 1s written to 16m are pulled high by the internal pull-ups and Schnitt trigger inputs. Port 1 pins that ave 1s written to 16m are pulled high by the internal pull-ups and Schnitt trigger inputs. Port 2 pins that are 1s written to 16m are pulled high by the internal pull-ups and Schnitt trigger inputs. Port 2 pins that are 1s written to 16m are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are sermally being pulled for will source current because of the internal pull-ups. (See D C Electrical Characteristics: IL). Alternate the functional index is submits and and a memory into a solubility of the internal pull-ups and Schnitt trigger inputs. Port 2 pins that are 1s written to 16m are pulled high by the internal pull-ups and Schnitt trigger inputs. Port 2 pins that are sermally being pulled low will source current because of the pull-ups with an entiting 15. Ungrassing and tanemory into a solubility of the internal pull-ups and Schnitt trigger inputs. Port 2 pins that are sermally being pulled low will source current because of the pull-ups withe entiting pull-ups and Schnit trigger 1 pins that are		PIN NUMBER		PIN NUMBER					
VCc 40 44 38 1 Power Supply: This is the power supply voltage for normal, idle, and power-down operation. P0.0-0.7 38-32 43-36 37-30 10 Port 0: Fort 0 is an open-drain, bidirectional I/O port with Stimult trigger inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong nitemal pull-ups and Schmitt trigger inputs. Port 1 prins that have 1s written to them and pull-ups and Schmitt trigger inputs. Port 1 prins that have 1s written to them and pull-ups and Schmitt trigger inputs. Port 1 prins that are externally pulled low will source control to the strong three strong pulles and schmitt trigger Print cludes. 1 2 40 1/O Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 print site are externally pulled low will source control to Port 1: hours an 9-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 prot 1: cludes an eput shat have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 print 1: Counter 2 Reload/Capture/Directooutrol P2.0-P2.7 21-28 24-31 16-25 1/O Port 1: Port 2: nor 1: an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2: print 3: an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2: prot 1: an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2: prot 1: an an exis an eput shat pulleshis with end extenshis with extere	MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION			
P0.0-0.7 39-32 43-36 37-30 I/O Port 0: an open-drain, bidrectional I/O port with Somptilit trigger inputs. Port 0 is also the think be is within to the min bair and can be used as high-impedance binds. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In turns a soft in this application, it uses strong internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled will source that bus data memory. In this 4.8 inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and pull-ups and schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and pull-ups and pull-ups and pull-ups and Schmit trigger 1 and 1 is 1 and 1 pull-ups and pull-ups and	V _{SS}	20	22	16	I	Ground: 0 V reference.			
P1.0-P1.7 1-8 2-9 40-44, 1-3 I/O Port 1: Fort 1 is an 8-bi bid/recional I/O port with internal pull-ups where entiting 1s. Port 1: Fort 1 is an 8-bi bid/recional I/O port with internal pull-ups and Schmitt trigger inputs. Fort 1 pins that have 1s written to them are pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _U). Alternate functions for Port 1 include: 1 2 40 I/O Port 2: Fort 1 is an 8-bi bid/recional I/O port with internal pull-ups and can be used a inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _U). Alternate functions for Port 1 include: P2.0-P2.7 21-28 24-31 18-25 I/O Port 2: Fort 2 is an 8-bit bid/rectonal I/O port with internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _U). Port 2 emits the high-order address byte during teches prove external program memory and during accesses to external clara memory that use 1-bit addresses (MOV & @DPTE). In this application, it uses strong internal pull-ups (MOV @DPTE). In this application, it uses strong internal pull-ups (MOV @DPTE). The 2 emits accesses to external during the memory and uping accesses to external during teches pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _U). Port 2 emits accesses to external during the internal pull-ups and Schmitt rigger inputs. Fort 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As i	V _{CC}	40	44	38	I.	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.			
1-3 inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-typs and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: It_L). Alternate functions for Port 1 include: 1 2 41 1 P2.0-P2.7 21-28 24-31 18-25 UO P2.0-P2.7 21-28 24-31 18-25 UO Port 2: Port 2 is an 8-bit bidrectional I/O port with internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: It_L). Port 2: emits the high-order address by when emitting 15. Dort with internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: It_L). Port 2 emits the high-order address by when emitting 15. During accesses to external data memory that use 8-bit addresses (MOVX @RI), port 2 emits the contents of the P2 special function register. P3.0-P3.7 10-17 11. 5. IVO P3.0-P3.7 10-17 11. 5. INTO (P3.2): External internal pull-ups. (See DC Electrical Characteristics: It_L). Port 3 also serves the special features of the 80C51 family, as listed below: P3.0-P3.7 10-17 11. 5. INTO (P3.2): External interrupt 11 13	P0.0–0.7	39–32	43–36	37–30	I/O	that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and			
2 3 41 I TZEX (P1.1): Timer/Counter 2 Reload/Capture/Direction control P2.0–P2.7 21–28 24-31 18–25 I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 prints that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 prints that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IL). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 8-bit addresses (MOV @RI), port 2 emits the contents of the P2 special function register. P3.0–P3.7 10–17 11 5 VO Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and Schmitt trigger inputs. Port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: IL). Port 3 also serves the special features of the 90/CS1 farmily, as listed below. 10 11 5 I RXD (P3.1): Serial output port 12 14 16 10 I ITO (P3.2): External interrupt	P1.0–P1.7	1–8	2–9	· · · ·	I/O	inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Alternate			
P2.0-P2.721-2824-3118-251/0Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: III). Port 2 entits the high-order address by the during teches from external program memory and during accesses to external data memory that use 16-bit addresses (MOV & @PTR). In this application, it uses strong internal pull-ups when entiting 1s. During accesses to external data memory that use 16-bit addresses (MOV & @PTR). In this application, it uses strong internal pull-ups when entiting 1s. During accesses to external data memory that use 16-bit addresses (MOV & @PTR). In this application, it uses strong internal pull-ups when entiting the by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: IIL). Port 3 also serves the special features of the 80C51 finally, as listed below: the special features of the 80C51 finally, as listed below:101151RxD (P3.1): Serial input port131591INTT (P3.3): External interrupt141610TXD (P3.4): Timer 1 external input151711116181201719130181201913010141614161015171116 <td></td> <td>1</td> <td>2</td> <td>40</td> <td>I/O</td> <td>T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)</td>		1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)			
P3.0-P3.710-1711, 13-195, 7-13I/OPort 2 pins that are visual source current because of the internal pull-ups. (See DC Electrical Characteristics: I ₁₁). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOV &RI), port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 5-bit addresses (MOV &RI), port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 5-bit addresses (MOV &RI), port 2 emits the contents of the P2 special function register.P3.0-P3.710-1711, 13-195, 7-13I/OPort 3: port 3 is an 8-bit bid/rescional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I ₁₁). Port 3 also serves the special features of the 80C51 family, as listed below: the special features of the 80C51 family, as listed below: 1110115IRXf (P3.0): Schila input port11137OTXD (P3.1): Schila input port12148IINTG (P3.2): External interrupt141610ITQ (P3.4): External data memory write strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffued resistor to Vs.5 permits a power-on reset using only an external ccapacitor to Vc.C.		2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control			
13-197-13inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: IIL). Port 3 also serves the special features of the 80C51 family, as listed below:10115IRxD (P3.0): Serial input port12148IINTTO (P3.2): External interrupt13159IINTT (P3.3): External interrupt141610ITO (P3.4): Timer 0 external input151711IT1 (P3.6): External interrupt161812OReset: A high on this pin for two machine cycles while the oscillator is running, resets the 		21–28	24–31	18–25		inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I_{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.			
111370TxD (P3.1): Serial output port12148IINTO (P3.2): External interrupt13159IINTT (P3.3): External interrupt141610IT0 (P3.4): Timer 0 external input151711IT1 (P3.5): Timer 1 external input1618120WR (P3.6): External data memory write strobe1719130RD (P3.7): External data memory read strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE3033270Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external program memory. PSEN is sactivated twice each machine cycle, except that two PSEN activations are skipped during each access to external program memory. PSEN is not activated twice each machine cycle, except that two PSEN activations are skipped during each access to external program memory. PSEN is not activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not	P3.0–P3.7	10–17			I/O	inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 3 also serves			
121481INTO (P3.2): External interrupt131591INTT (P3.3): External interrupt1416101T0 (P3.4): Time 0 external input1517111T1 (P3.5): Timer 1 external input161812OWR (P3.6): External data memory write strobeRST91041Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to VSS permits a power-on reset using only an external capacitor to VCC.ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external dating or clocking. Note that one ALE pulse is skipped during each access to external data memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external program memory. When the 80C31/32 is executing code from the external program memory. PSEN is activated twice each external data memory. PSEN is not activated during fetches from internal program memory.EA/Vpp3135291External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH.XTAL11921151Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		10	11	5	I	RxD (P3.0): Serial input port			
13159IINTT (P3.3): External interrupt141610IT0 (P3.4): Timer 0 external input151711IT1 (P3.5): Timer 1 external input161812OWR (P3.6): External data memory write strobe171913ORD (P3.7): External data memory read strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory. When the 80C31/32 is executing code from the external program memory. When the 80C31/32 is executing code from the external program memory. Dis activated twice each machine cycle, except that two PSEN activated during fetches from internal program memory.EAVvpP313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and inp		11	13	7	0				
141610IT0 (P3.4): Timer 0 external input151711IT1 (P3.5): Timer 1 external input161812OWR (P3.6): External data memory write strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator figure, with this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory, PSEN is activated during each access to external data memory. PSEN is not activated during fetches from internal program memory.EA/V _{PP} 313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator				-	I				
151711IT1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory write strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.O. With this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.EA/V _{PP} 313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			-	, i					
1618120WR (P3.6): External data memory write strobe RD (P3.7): External data memory write strobeRST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external atta memory. ALE can be disabled by setting SFR auxiliary.O. With this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.EA/V _{PP} 313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.									
171913ORD (P3.7): External data memory read strobeRST91041Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.O. With this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.EA/V _{PP} 313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.									
RST9104IReset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .ALE303327OAddress Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated twice each machine cycle, except that two PSEN is not activated from internal program memory.EA/V _{PP} 313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to OFFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.									
PSEN293226OProgram Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is activated twice each machine cycle, except that two PSEN activated during fetches from internal program memory.EA/VPP313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator	RST		-		-	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external			
EA/VPP313529IExternal Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	ALE	30	33	27	0	access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by			
XTAL1192115Ito enable the device to fetch code from external program memory locations 0000H to 0FFFH.XTAL1192115ICrystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	PSEN	29	32	26	Ο	Program Store Enable: The read strobe to external program memory. When the 80C31/32 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to			
circuits.	EA/V _{PP}	31	35	29	I	to enable the device to fetch code from external program memory locations 0000H to			
XTAL2 18 20 14 O Crystal 2: Output from the inverting oscillator amplifier.	XTAL1	19	21	15	I				
	XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.			

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated. For the 80C31 or 80C32, either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Enable

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

For the 80C31, wakeup from power down is always enabled.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode


The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and \overrightarrow{PSEN} are weakly pulled high. The oscillator circuit remains active. While the 80C31/32 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

	(M	ISB)							(LSB)	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	n Nai	me and Sig	nificance						
TF2	T2CON.		imer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set /hen either RCLK or TCLK = 1.							
EXF2	T2CON.	EX	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and $EXEN2 = 1$. When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 interrupt routine. $EXF2$ must be cleared by software. $EXF2$ does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	T2CON.		Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	T2CON.		Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	T2CON.	trar	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	T2CON.	.2 Sta	rt/stop contr	ol for Timer	2. A logic 1	starts the til	mer.			
C/T2	T2CON.	.1 Tim	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).							
CP/RL2	T2CON.	clea	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if $EXEN2 = 1$. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when $EXEN2 = 1$. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							
										SU00728








Figure 2. Timer 2 in Capture Mode

80C31/80C32



SU00729






Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

80C31/80C32

Table 5. Timer 2 as a Timer

MODE	T2CON					
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit Auto-Reload	00H	08H				
16-bit Capture	01H	09H				
Baud rate generator receive and transmit same baud rate	34H	36H				
Receive only	24H	26H				
Transmit only	14H	16H				

Table 6. Timer 2 as a Counter

MODE	TMOD					
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit	02H	0AH				
Auto-Reload	03H	0BH				

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 80C31/32 UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the

SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0		= = =	1111	0000 <u>1101</u> 00X0
Slave 1	SADDR SADEN Given	= = =	1111	0000 <u>1110</u> 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0

80C31/80C32

and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

	S	CON Add	ress = 98H						F	Reset Value = 0000 0000B		
	Bit Ad	dressable										
		SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI			
	Bit:	7 (SMOD0 =)	6 0/1)*	5	4	3	2	1	0			
Symbol	Fund	tion										
FE						hen an inval MOD0 bit mu				t is not cleared by valid e FE bit.		
SM0	Seria	I Port Mode	e Bit 0, (SM	DD0 must :	= 0 to acce	ess bit SM0)						
SM1	Seria SM0	l Port Mode SM1	e Bit 1 Mode	Descr	iption	Baud Rate	**					
	0	0	0	shift re	egister	f _{OSC} /12						
	0	1	1	8-bit U		variable						
	1 1	0 1	2 3	9-bit U 9-bit U		f _{OSC} /64 or t variable	OSC/32					
SM2	recei In Mo	ved 9th dat ode 1, if SM	a bit (RB8) i	s 1, indicat RI will not b	ting an ado e activated	dress, and the	e received	byte is a G	iven or Bro	ot be set unless the adcast Address. e received byte is a		
REN	Enab	les serial re	eception. Se	t by softwa	are to enab	le reception.	Clear by s	oftware to	disable rec	eption.		
TB8	The 9	9th data bit	that will be	ransmitted	l in Modes	2 and 3. Set	or clear by	software a	as desired.			
RB8			3, the 9th da is not used.		was receiv	ved. In Mode	1, if SM2 =	= 0, RB8 is	the stop bit	t that was received.		
ті	Trans other	smit interrup modes, in	ot flag. Set b any serial tr	oy hardwar ansmissior	e at the en n. Must be	d of the 8th I cleared by s	oit time in N oftware.	lode 0, or a	at the begir	nning of the stop bit in the		
RI		Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.										
TE:	ed at PCON											

Figure 7. SCON: Serial Port Control Register

80C31/80C32

Interrupt Priority Structure

The 80C31 and 80C32 have a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS				
IPH.x	IP.x				
0	0	Level 0 (lowest priority)			
0	1	Level 1			
1	0	Level 2			
1	1	Level 3 (highest priority)			

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 7.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) ¹ Y (T) ²	03H
ТО	2	TP0	Y	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Y	1BH
SP	5	RI, TI	N	23H
T2	6	TF2, EXF2	N	2BH

NOTES:

1. L = Level activated

2. T = Transition activated

		7	6	5	4	3	2	1	0
	IE (0A8H)	EA	—	ET2	ES	ET1	EX1	ET0	EX0
			Bit = 1 en Bit = 0 dis	ables the i ables it.	nterrupt.				
BIT	SYMBOL	FUNC	TION						
IE.7	EA						disabled. enable bit.		each inte
IE.6	_	Not im	plemente	d. Reserv	ed for futu	ire use.			
IE.5	ET2	Timer	2 interrup	t enable b	it.				
IE.4	ES	Serial	Port inter	upt enabl	e bit.				
IE.3	ET1	Timer	1 interrup	t enable b	it.				
IE.2	EX1	Exterr	al interru	ot 1 enable	e bit.				
IE.1	ET0	Timer	0 interrup	t enable b	it.				
IE.0	EX0	Exterr	al interru	ot 0 enable	e bit.				

Figure 10. IE Registers

80C31/80C32

IP (0B8H)PT2PSPT1PX1PT0PX0Priority Bit = 1 assigns higher priority Priority Bit = 0 assigns lower priorityBITSYMBOLFUNCTIONIP.7Not implemented, reserved for future use.IP.6Not implemented, reserved for future use.IP.5PT2Timer 2 interrupt priority bit.IP.4PSSerial Port interrupt priority bit.IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.IP.0PX0External interrupt 0 priority bit.			7	6	5	4	3	2	1	0
BIT SYMBOL FUNCTION IP.7 — Not implemented, reserved for future use. IP.6 — Not implemented, reserved for future use. IP.5 PT2 Timer 2 interrupt priority bit. IP.4 PS Serial Port interrupt priority bit. IP.3 PT1 Timer 1 interrupt priority bit. IP.2 PX1 External interrupt 1 priority bit. IP.1 PT0 Timer 0 interrupt priority bit.		IP (0B8H)	—	_	PT2	PS	PT1	PX1	PT0	PX0
IP.7—Not implemented, reserved for future use.IP.6—Not implemented, reserved for future use.IP.5PT2Timer 2 interrupt priority bit.IP.4PSSerial Port interrupt priority bit.IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.		_								
IP.6—Not implemented, reserved for future use.IP.5PT2Timer 2 interrupt priority bit.IP.4PSSerial Port interrupt priority bit.IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.	BIT	SYMBOL	FUNC	TION						
IP.5PT2Timer 2 interrupt priority bit.IP.4PSSerial Port interrupt priority bit.IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.IP.2PX0External interrupt 0 priority bit.	IP.7	—	Not im	plemente	d, reserve	d for futur	e use.			
IP.4PSSerial Port interrupt priority bit.IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.IP.0PY0Function to priority bit.	IP.6	_	Not im	plemente	d, reserve	d for futur	e use.			
IP.3PT1Timer 1 interrupt priority bit.IP.2PX1External interrupt 1 priority bit.IP.1PT0Timer 0 interrupt priority bit.IP.0PX0External interrupt 0 priority bit.	IP.5	PT2	Timer	2 interrup	t priority b	it.				
IP.2 PX1 External interrupt 1 priority bit. IP.1 PT0 Timer 0 interrupt priority bit. IP.0 External interrupt 0 priority bit.	IP.4	PS	Serial	Port interi	upt priorit	y bit.				
IP.1 PT0 Timer 0 interrupt priority bit.	IP.3	PT1	Timer	1 interrup	t priority b	it.				
IDO DYO External interrupt O priority bit	IP.2	PX1	Extern	al interrup	ot 1 priority	/ bit.				
IP.0 PX0 External interrupt 0 priority bit. SU00572	IP.1	PT0	Timer	0 interrup	t priority b	it.				
	IP.0	PX0	Exterr	al interrup	ot 0 priority	/ bit.				SU00572

Figure 11. IP Registers

		7	6	5	4	3	2	1	0
IPH	(B7H)	—	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
				signs high signs lowe					
BIT	SYMBOL	FUNC	TION						
IPH.7	_	Not im	plemente	d, reserve	d for futur	e use.			
IPH.6	_	Not im	plemente	d, reserve	d for futur	e use.			
IPH.5	PT2H	Timer	2 interrup	t priority b	it high.				
IPH.4	PSH	Serial	Port interi	upt priorit	y bit high.				
IPH.3	PT1H	Timer	1 interrup	t priority b	it high.				
IPH.2	PX1H	Extern	al interrup	ot 1 priority	/ bit high.				
IPH.1	PT0H	Timer) interrup	t priority b	it high.				
IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU010

Figure 12. IPH Registers

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 2.7$ V to 5.5 V, $V_{SS} = 0$ V (16 MHz devices)

0/4/2 0/		TEST		LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT	
M		4.0 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V	
V _{IL}	Input low voltage	2.7 V <v<sub>CC< 4.0 V</v<sub>	-0.5		0.7	V	
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V _{CC} +0.9		V _{CC} +0.5	V	
V _{IH1}	Input high voltage, XTAL1, RST		0.7 V _{CC}		V _{CC} +0.5	V	
V _{OL}	Output low voltage, ports 1, 2, ⁸	$V_{CC} = 2.7 V$ $I_{OL} = 1.6 mA^2$			0.4	V	
V _{OL1}	Output low voltage, port 0, ALE, PSEN ^{8, 7}	$V_{CC} = 2.7 V$ $I_{OL} = 3.2 mA^2$			0.4	V	
V _{OH} O	Output high voltage, ports 1, 2, 3 ³	V _{CC} = 2.7 V I _{OH} = -20 μA	V _{CC} – 0.7			V	
	Output high voltage, ports 1, 2, 3 °	V _{CC} = 4.5 V I _{OH} = -30 μA	V _{CC} – 0.7			V	
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE^9 , \overline{PSEN}^3	V _{CC} = 2.7 V I _{OH} = -3.2 mA	V _{CC} – 0.7			V	
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μΑ	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V See note 4			-650	μA	
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ	
I _{CC}	Power supply current (see Figure 21): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 25 for conditions)	See note 5 T _{amb} = 0°C to 70°C T _{amb} = -40°C to +85°C		3	50 75	μΑ μΑ μΑ μΑ	
R _{RST}	Internal reset pull-down resistor		40		225	kΩ	
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	рF	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC} -0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its 4. maximum value when V_{IN} is approximately 2 V.

See Figures 22 through 25 for I_{CC} test conditions. 5.

Active mode: $I_{CC} = 0.9 \times FREQ. + 1.1 mA$

- Idle mode: $I_{CC} = 0.18 \times FREQ. +1.01 \text{ mA}$; See Figure 21. 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750 \text{ }\mu\text{A}$.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF. 7.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 - Maximum IOL per port pin: 15 mA (*NOTE: This is 85°C specification.) 26 mA
 - Maximum IOL per 8-bit port:
 - Maximum total I_{OL} for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, 33 MHz devices; 5 V ±10%; V_{SS} = 0 V

	DADAMETED	TEST		LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX		
V _{IL}	Input low voltage	4.5 V < V _{CC} < 5.5 V	-0.5		0.2 V _{CC} -0.1	V	
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V _{CC} +0.9		V _{CC} +0.5	V	
V _{IH1}	Input high voltage, XTAL1, RST		0.7 V _{CC}		V _{CC} +0.5	V	
V _{OL}	Output low voltage, ports 1, 2, 3 ⁸	V _{CC} = 4.5 V I _{OL} = 1.6mA ²			0.4	V	
V _{OL1}	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 V$ $I_{OL} = 3.2mA^2$			0.4	V	
V _{OH}	Output high voltage, ports 1, 2, 3 ³	$V_{CC} = 4.5 V$ $I_{OH} = -30 \mu A$	V _{CC} – 0.7			V	
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	V _{CC} = 4.5 V I _{OH} = -3.2mA	V _{CC} – 0.7			V	
IIL	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4 V	-1		-50	μΑ	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0 V See note 4			-650	μA	
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ	
I _{CC}	Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5)	See note 5					
	Power-down mode or clock stopped (see Fig- ure 25 for conditions)	$T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$		3	50 75	μΑ μΑ	
R _{RST}	Internal reset pull-down resistor		40		225	kΩ	
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	pF	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.

- 5. See Figures 22 through 25 for I_{CC} test conditions.
- Active mode: I_{CC(MAX)} = 0.9 × FREQ. + 1.1 mA Idle mode: I_{CC(MAX)} = 0.18 × FREQ. +1.0 mA; See Figure 21.
 6. This value applies to T_{amb} = 0°C to +70°C. For T_{amb} = -40°C to +85°C, I_{TL} = -750 μA.

Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
 Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin: 15 mA (*NOTE: This is 85°C specification.)

Maximum IOL per 8-bit port: 26 mA

Maximum total I_{OL} for all outputs: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or –40°C to +85°C, V_{CC} = 5 V ±10%, V_{SS} = 0 V^{1, 2, 3}

				E CLOCK ⁴			
				to f _{max}	33 MHz	CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
tLHLL	14	ALE pulse width	2t _{CLCL} -40		21		ns
t _{AVLL}	14	Address valid to ALE low	t _{CLCL} -25		5		ns
t _{LLAX}	14	Address hold after ALE low	t _{CLCL} -25				ns
t _{LLIV}	14	ALE low to valid instruction in		4t _{CLCL} -65		55	ns
t _{LLPL}	14	ALE low to PSEN low	t _{CLCL} -25		5		ns
t _{PLPH}	14	PSEN pulse width	3t _{CLCL} -45		45		ns
t _{PLIV}	14	PSEN low to valid instruction in		3t _{CLCL} –60		30	ns
t _{PXIX}	14	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	14	Input instruction float after PSEN		t _{CLCL} -25		5	ns
t _{AVIV}	14	Address to valid instruction in		5t _{CLCL} –80		70	ns
t _{PLAZ}	14	PSEN low to address float		10		10	ns
Data Memor	У		I				·
t _{RLRH}	15, 16	RD pulse width	6t _{CLCL} -100		82		ns
t _{WLWH}	15, 16	WR pulse width	6t _{CLCL} -100		82		ns
t _{RLDV}	15, 16	RD low to valid data in		5t _{CLCL} –90		60	ns
t _{RHDX}	15, 16	Data hold after RD	0		0		ns
t _{RHDZ}	15, 16	Data float after RD		2t _{CLCL} -28		32	ns
tLLDV	15, 16	ALE low to valid data in		8t _{CLCL} -150		90	ns
t _{AVDV}	15, 16	Address to valid data in		9t _{CLCL} -165		105	ns
t _{LLWL}	15, 16	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	40	140	ns
t _{AVWL}	15, 16	Address valid to WR low or RD low	4t _{CLCL} -75		45		ns
t _{QVWX}	15, 16	Data valid to WR transition	t _{CLCL} -30		0		ns
tWHQX	15, 16	Data hold after WR	t _{CLCL} -25		5		ns
t _{QVWH}	16	Data valid to WR high	7t _{CLCL} -130		80		ns
t _{RLAZ}	15, 16	RD low to address float	0101	0		0	ns
tWHLH	15, 16	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	5	55	ns
External Clo			0101	OLOL			<u> </u>
t _{CHCX}	18	High time	0.38t _{CLCL}	t _{CLCL} -t _{CLCX}			ns
tCLCX	18	Low time	0.38t _{CLCL}				ns
t _{CLCH}	18	Rise time		5			ns
t _{CHCL}	18	Fall time		5			ns
Shift Regist	er						
t _{XLXL}	17	Serial port clock cycle time	12t _{CLCL}		360		ns
t _{QVXH}	17	Output data setup to clock rising edge	10t _{CLCL} -133		167		ns
t _{XHQX}	17	Output data hold after clock rising edge	2t _{CLCL} -80				ns
t _{XHDX}	17	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	17	Clock rising edge to input data valid	1	10t _{CLCL} -133		167	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the 80C31 and 80C32 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Variable clock is specified for oscillator frequencies greater than 16 MHz to 33 MHz. For frequencies equal or less than 16 MHz, see 16 MHz "AC Electrical Characteristics", page 23.

5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- $C \ Clock$
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- $W-\overline{WR}$ signal
- X No longer a valid logic level
- Z Float




Figure 14. External Program Memory Read Cycle





Figure 15. External Data Memory Read Cycle



Product specification




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing







Figure 18. External Clock Drive



Product specification

















Figure 21. I_{CC} vs. FREQ Valid only within frequency specifications of the device under test















Figure 25. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V

80C31/80C32



UN	IIT	max.	min.	max.	b	b ₁	с	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	Μ _E	М _Н	w	max.
m	m	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
incl	nes	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015	SC-511-40			-95-01-14 99-12-27

80C31/80C32

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number:

9397 750 07403





