



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	A abb
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21321dnsp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/32D Group 1. Overview

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/32D Group.

Table 1.1 Specifications for R8C/32D Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
	uriit	Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		 • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
Momory	ROM, RAM	Operation mode: Single-chip mode (address space: 1 Mbyte) Refer to Table 1.3 Product List for R8C/32D Group.
Memory Power Supply	Voltage detection	Power-on reset
	circuit	
Voltage Detection	Circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O	,
I/O POILS		Input-only: 1 pin CMOS I/O postor 15, polostoble pull up register.
	ports	CMOS I/O ports: 15, selectable pull-up resistor Uligh gurrent drive ports: 15
Clock	Clock gonoration	High current drive ports: 15 A circuits: VIN clock assillation circuit
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz)
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator,
		Oscillation stop detection: XIN clock oscillation stop detection function Transpared divides aircraft Dividing selectable 1, 0, 4, 8, and 10.
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes: Other dead and add to be a seed of the land and a land to be a land to
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
1		Real-time clock (timer RE)
Interrupts		• Number of interrupt vectors: 69
		• External Interrupt: 7 (INT × 3, Key input × 4)
\\/-+-		Priority levels: 7 levels
Watchdog Tim	er	• 14 bits × 1 (with prescaler)
		Reset start selectable
-	T. D.	Low-speed on-chip oscillator for watchdog timer selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	THINGI TO	Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
		Real-time clock mode (count seconds, minutes, hours, days of week)
Serial	UART0	Clock synchronous serial I/O/UART
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus),
		multiprocessor communication function
A/D Converter		10-bit resolution × 4 channels, includes sample and hold function, with sweep
		mode
Comparator B		2 circuits

R8C/32D Group 1. Overview

1.2 Product List

Table 1.3 lists Product List for R8C/32D Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/32D Group.

Table 1.3 Product List for R8C/32D Group

Current of Feb. 2010

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F21321DNSP	4 Kbytes	1 Kbyte	PLSP0020JB-A	N version
R5F21322DNSP	8 Kbytes	1 Kbyte	PLSP0020JB-A	
R5F21324DNSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	
R5F21321DDSP (D)	4 Kbytes	1 Kbyte	PLSP0020JB-A	D version
R5F21322DDSP (D)	8 Kbytes	1 Kbyte	PLSP0020JB-A	
R5F21324DDSP (D)	16 Kbytes	1 Kbyte	PLSP0020JB-A	

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/32D Group

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.8 list the special function registers and Table 4.9 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
00001-	Voltage Monitor Circuit Control Register	CMPA	00h
0030h	Valtana Manitan Cinavit Edua Calast Danistan	VCAC	00h
0030h 0031h	Voltage Monitor Circuit Edge Select Register		
0031h 0032h			
0031h	Voltage Detect Register 1	VCA1	00001000b
0031h 0032h		VCA1 VCA2	00001000b 00h ⁽⁴⁾
0031h 0032h 0033h	Voltage Detect Register 1		
0031h 0032h 0033h	Voltage Detect Register 1		00h ⁽⁴⁾
0031h 0032h 0033h 0034h	Voltage Detect Register 1		00h ⁽⁴⁾
0031h 0032h 0033h 0034h 0035h 0036h	Voltage Detect Register 1 Voltage Detect Register 2	VCA2	00h ⁽⁴⁾ 00100000b ⁽⁵⁾
0031h 0032h 0033h 0034h 0035h 0036h 0037h	Voltage Detect Register 1 Voltage Detect Register 2	VCA2	00h ⁽⁴⁾ 00100000b ⁽⁵⁾ 00000111b
0031h 0032h 0033h 0034h 0035h 0036h	Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register	VCA2 VD1LS	00h ⁽⁴⁾ 00100000b ⁽⁵⁾

X: Undefined Notes:

- The blank areas are reserved and cannot be accessed by users.

 The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (3) ⁽¹⁾ Table 4.3

Address	Register	Symbol	After Reset
0080h	,	•	
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h 0095h			
0095h			
0096f1 0097h			
0097fi 0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit / Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit / Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit / Receive Control Register 1	U0C1	0000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit / Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit / Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit / Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	LIARTO Digital Filter Function Coloct Register	LIBADE	XXh
	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h 00B3h			
00B3f1 00B4h			
00B5h			
00B5H			
00B0H			
00B7H			
00B9h			
00BAh			
00B/th	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b
X: Undefined	· · · · · · · · · · · · · · · · · · ·		

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	ŭ		000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh		1.23	000000XXb
	A/D Register 6	AD6	XXh
00CDh			000000XXb
	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
	A/D Mode Register	ADMOD	00h
	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D0h	A/D Control Register 1	ADCON1	00h
00D7H	A/D Control register 1	ADOONT	0011
00D0h			
00D3h			+
00DAII			
00DBh			
00DDh			
00DBh			
00DEn			
00E0h			
	Port P1 Register	P1	XXh
00E111	roit FT negister	F1	^^!!
	Port P1 Direction Register	PD1	00h
00E3H	FOIL FT DIRECTION REGISTER	FDI	0011
	Port P3 Register	P3	XXh
00E6h	FOIL F3 Register	13	AAII
00E6H	Port P3 Direction Register	PD3	00h
00E7II	Port P4 Register	P4	XXh
00E9h	FOIL F4 Register		AAII
	Port P4 Direction Register	PD4	00h
00EAn	FOILE 4 DIRECTION DEGISTER	PD4	00h
00EGh			
00EDh			
00EDn 00EEh			
00EFh			
00EFn 00F0h			
00F0h 00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			1

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0143h 0144h			
0145h			
0146h			
0146h 0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014EII			
014FII 0150h			
015011			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016En			
0170h			
01/011			
0171h 0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
Villadefined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Tillier no fill Select negister i	INCESNI	0011
018411			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch			
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	· ·		
0191h			
0192h			
0193h			
0194h			
0195h			<u> </u>
0195h			
0196fi 0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ADh			
01ADh			
01ABh			
01AEII			
01AFh			
01B0h			
01B1h	Flack Manager Otation Deviation	FOT	10000000
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	5	- FLIDA	
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
Villadefined	I	l	<u>L</u>

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address	Dowieter	Cumbal	After Deest
	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register	AIER	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	Triadicos Matori interrupt register i	1 1111111111111111111111111111111111111	XXh
010311			
01C6h			0000XXXXb
01C7h			
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h		<u> </u>	
01D3h		+	1
			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh		+	1
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h	ruii-op Control negister i	FORT	0011
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh		<u> </u>	
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	1 of the Drive Oapaolty Control Hegistel	1 IDAA	0011
	Drive Constitut Control Benister C	DDD2	005
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	p	1	7
01F8h	Comparator B Control Register 0	INTCMP	00h
	Oumparator D Outtroi negister o	INTONE	0011
01F9h			1
01FAh	External Input Enable Register 0	INTEN	00h
01FBh			
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	· · · · · · · · · · · · · · · · · · ·		
01FEh	Key Input Enable Register 0	KIEN	00h
O I I LII	Troy input Endoir Hogister o	INILIN	3011
01FFh			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9 **ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
	1		<u> </u>
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:	·		
FFDFh	ID1		(Note 2)
: FFE3h	I ID2		(Note 2)
· ·	IDZ		(Note 2)
FFEBh	ID3		(Note 2)
:		-	,
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
: FFF7h	I ID6		(Note 2)
:	100		(NOIG Z)
FFFBh	ID7		(Note 2)
	•		
FFFFh	Option Function Select Register	OFS	(Note 1)

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	٧
Vı	Input voltage		-0.3 to Vcc + 0.3	٧
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) /	°C
			-40 to 85 (D version)	
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions**

Symbol	Parameter			Conditions		Standard		Unit	
Syllibol		rai	ameter		Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
ViH	н Input "H" voltage Other tha		n CMOS inp	ut		0.8 Vcc	_	Vcc	V
		CMOS		Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
	External c	lock input (λ	(OUT)		1.2	_	Vcc	V	
Vı∟ Input "L" voltage		n CMOS inp			0	_	0.2 Vcc	V	
		CMOS		Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			Input level selection: 0.5 Vcc Input level selection: 0.7 Vcc	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		External c	lock input (λ	(OUT)		0	_	0.4	V
IOH(sum)	Peak sum output '			pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum output			pins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output "H" c		Drive capa			_	_	-10	mA
. ,	'		Drive capa			_	_	-40	mA
IOH(avg)	Average output "F	l" current	Drive capacity Low			_	_	-5	mA
ν σ,			Drive capa			_	_	-20	mA
IOL(sum)	Peak sum output	"L" current		pins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum output			pins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" cu		Drive capa			_	_	10	mA
. ,			Drive capa			_	_	40	mA
IOL(avg)	Average output "L	" current	Drive capa			_	_	5	mA
, 0,	Two rage output E outroit		Drive capa	•		_	_	20	mA
f(XIN)	XIN clock input os	cillation free		, ,	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
` ,			,		1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input of	scillation fr	equency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
OCO40M	When used as the			(3)	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	22210400110	•			1.8 V ≤ Vcc < 2.7 V	_	_	5	MH
_	System clock freq	uencv			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MH
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MH
f(BCLK)	CPU clock freque	ncv			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	1				1.8 V ≤ Vcc < 2.7 V				MHz

- 1. Vcc = 1.8 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- The average output current indicates the average value of current measured during 100 ms.
 fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5V.

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	_	-	times
-	Byte program time		-	80	500	μS
_	Block erase time		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
=	Time from suspend until erase restart		=	=	30 + CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
=	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	-	_	year

- Notes:
 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] **Table 5.14** (Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

0		(Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unles		Standard		<u> </u>	119
Symbol	Parameter		Condition	Min.	Typ.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRC = 1	-	1	=	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	=	47	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	_	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.15 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Syllibol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	-	ns	
twh(xout)	XOUT input "H" width	24	=	ns	
twl(xout)	XOUT input "L" width	24	=	ns	
tc(XCIN)	XCIN input cycle time	14	=	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
tWL(XCIN)	XCIN input "L" width	7	=	μS	




Figure 5.4 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.16 TRAIO Input

Symbol	Parameter		Standard	
			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
tWL(TRAIO)	TRAIO input "L" width	40	=	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table	5 17	Serial	Interface

Symbol	Parameter		Standard		
	Faidilletei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(ckh)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0, 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter		Standard	
			Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns
tW(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	I	ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.19 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Faiai	r arameter Condition		Condition		Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	=	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	=	0.5	V
		XOUT		IOL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2	Vcc = 3.0 V		0.1	0.4	_	V
lін	Input "H" current	•	VI = 3 V, Vcc = 3.0 V		_	_	4.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V		-	1	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 3.0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN			=	0.3	_	MΩ
RfXCIN	Feedback resistance	XCIN			=	8	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	=	=	V

^{1.} $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ at $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.29	Serial Interface
------------	------------------

Symbol	Parameter		Standard		
	Farameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tw(ckh)	CLKi input "H" width	400	-	ns	
tW(CKL)	CLKi input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	=	ns	
th(C-D)	RXDi input hold time	90	=	ns	

i = 0, 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	ĪNTi input "H" width, Kli input "H" width	1000 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/32D Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

 Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products or the technology described in this document for the purpose of military applications, such as the development of weapons of mass and regulations, and procedures required by such laws and regulations, and procedures required by such laws and regulations.

 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be producted to change without any prior notice. Before purchasing or using any Renesas products itself in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be resulted or such as a result of errors or omissions in the information included in this document, but Renesas as such cases not be supported by a product sole and period to the products speci



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

L				