
Intel - 5CEBA4F17C7N Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 18480 |
| Number of Logic Elements/Cells | 49000 |
| Total RAM Bits | 3464192 |
| Number of I/O | 128 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5ceba4f17c7n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Summary of Cyclone V Features

Table 2. Summary of Features for Cyclone V Devices

| Feature | | Description | | | | | | |
|---|--|---|--|--|--|--|--|--|
| Technology | TSMC's 28-nm low-p1.1 V core voltage | ower (28LP) process technology | | | | | | |
| Packaging | Multiple device densi different device dens | Wirebond low-halogen packages Multiple device densities with compatible package footprints for seamless migration between different device densities RoHS-compliant and leaded ⁽¹⁾ options | | | | | | |
| High-performance FPGA fabric | Enhanced 8-input ALM w | Enhanced 8-input ALM with four registers | | | | | | |
| Internal memory blocks | | b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory | | | | | | |
| Embedded Hard IP blocks | Variable-precision DSP | Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block 64-bit accumulator and cascade Embedded internal coefficient memory Preadder/subtractor for improved efficiency | | | | | | |
| | Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support | | | | | | | |
| | Embedded transceiver I/OPCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port | | | | | | | |
| Clock networks | , , , , | l clock network d peripheral clock networks are not used can be powered down to reduce dynamic power | | | | | | |
| Phase-locked loops (PLLs) | Precision clock synth Integer mode and fra | esis, clock delay compensation, and zero delay buffering (ZDB) actional mode | | | | | | |
| FPGA General-purpose I/Os (GPIOs) | 400 MHz/800 Mbps eOn-chip termination | cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength | | | | | | |
| Low-power high-speed serial interface | Transmit pre-emphase | ibps integrated transceiver speed sis and receiver equalization nfiguration of individual channels | | | | | | |
| HPS (Cyclone V SE, SX, and ST devices only) | Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I²C interface, and up to 85 HPS GPIO interfaces | | | | | | | |
| | | -general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers | | | | | | |
| | | continued | | | | | | |

⁽¹⁾ Contact Intel for availability.



| Feature | Description |
|---------------|---|
| | HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller Arm CoreSight[™] JTAG debug access port, trace port, and on-chip trace storage |
| Configuration | Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾ |

Cyclone V Device Variants and Packages

Table 3. Device Variants for the Cyclone V Device Family

| Variant | Description |
|--------------|--|
| Cyclone V E | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications |
| Cyclone V SE | SoC with integrated Arm-based HPS |
| Cyclone V SX | SoC with integrated Arm-based HPS and 3.125 Gbps transceivers |
| Cyclone V ST | SoC with integrated Arm-based HPS and 6.144 Gbps transceivers |

Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.


⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel[®] sales representatives.



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 6. Maximum Resource Counts for Cyclone V GX Devices

| Resource | | | | Member Code | | |
|---------------------|--------------|--------|--------|-------------|---------|-----------|
| | | C3 | C4 | C5 | C7 | C9 |
| Logic Elements | (LE) (K) | 36 | 50 | 77 | 150 | 301 |
| ALM | | 13,460 | 18,860 | 29,080 | 56,480 | 113,560 |
| Register | | 53,840 | 75,440 | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 1,350 | 2,500 | 4,460 | 6,860 | 12,200 |
| | MLAB | 182 | 424 | 424 | 836 | 1,717 |
| Variable-precisio | on DSP Block | 57 | 70 | 150 | 156 | 342 |
| 18 x 18 Multiplie | er | 114 | 140 | 300 | 312 | 684 |
| PLL | | 4 | 6 | 6 | 7 | 8 |
| 3 Gbps Transceiver | | 3 | 6 | 6 | 9 | 12 |
| GPIO ⁽⁴⁾ | | 208 | 336 | 336 | 480 | 560 |
| | | • | 1 | 1 | 1 | continued |

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus[®] Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | | | | | |
|------------------|--------------------|-------------|----|----|-----|-----|--|--|
| | | C3 | C4 | C5 | C7 | С9 | | |
| LVDS | Transmitter | 52 | 84 | 84 | 120 | 140 | | |
| | Receiver | 52 | 84 | 84 | 120 | 140 | | |
| PCIe Hard IP Blo | PCIe Hard IP Block | | 2 | 2 | 2 | 2 | | |
| Hard Memory Co | ontroller | 1 | 2 | 2 | 2 | 2 | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 7. Package Plan for Cyclone V GX Devices

| Member Code | M301 (11 mm) | | | | M484 (15 mm) | | U324 (15 mm) | | U484 (19 mm) | |
|----------------|-----------------|------|------|------|-----------------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | _ | _ | _ | _ | _ | _ | 144 | 3 | 208 | 3 |
| C4 | 129 | 4 | 175 | 6 | _ | - | _ | - | 224 | 6 |
| C5 | 129 | 4 | 175 | 6 | _ | _ | _ | _ | 224 | 6 |
| C7 | — | — | — | — | 240 | 3 | — | | 240 | 6 |
| C9 | _ | _ | _ | _ | _ | _ | _ | | 240 | 5 |

| Member Code | F484 (23 mm) | | | | F896 (31 mm) | | F1152 (35 mm) | |
|----------------|-----------------|------|------|------|-----------------|------|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | 208 | 3 | _ | _ | _ | _ | _ | - |
| C4 | 240 | 6 | 336 | 6 | _ | _ | _ | - |
| C5 | 240 | 6 | 336 | 6 | _ | _ | _ | - |
| C7 | 240 | 6 | 336 | 9 | 480 | 9 | _ | - |
| C9 | 224 | 6 | 336 | 9 | 480 | 12 | 560 | 12 |

Cyclone V GT

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information


Product Selector Guide

Provides the latest information about Intel products.



Available Options

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



Maximum Resources

Table 8. Maximum Resource Counts for Cyclone V GT Devices

| Re | source | | Member Code | | | | | |
|-----------------------|-------------|---------|-------------|-----------|--|--|--|--|
| | | D5 | D7 | D9 | | | | |
| Logic Elements (LE) (| К) | 77 | 150 | 301 | | | | |
| ALM | | 29,080 | 56,480 | 113,560 | | | | |
| Register | | 116,320 | 225,920 | 454,240 | | | | |
| Memory (Kb) | M10K | 4,460 | 6,860 | 12,200 | | | | |
| | MLAB | 424 | 836 | 1,717 | | | | |
| Variable-precision DS | P Block | 150 | 156 | 342 | | | | |
| 18 x 18 Multiplier | | 300 | 312 | 684 | | | | |
| PLL | | 6 | 7 | 8 | | | | |
| 6 Gbps Transceiver | | 6 | 9 | 12 | | | | |
| GPIO ⁽⁵⁾ | | 336 | 480 | 560 | | | | |
| LVDS | Transmitter | 84 | 120 | 140 | | | | |
| | | | | continued | | | | |

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | | | |
|------------------------|--------------------|-------------|-----|-----|--|--|
| | | D5 D7 | | D9 | | |
| | Receiver | 84 | 120 | 140 | | |
| PCIe Hard IP Block | PCIe Hard IP Block | | 2 | 2 | | |
| Hard Memory Controller | - | 2 | 2 | 2 | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤ 5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

| Member Code | M301 (11 mm) | | | | M484 (15 mm) | | U484 (19 mm) | |
|----------------|-----------------|------|------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 129 | 4 | 175 | 6 | _ | _ | 224 | 6 |
| D7 | _ | _ | _ | _ | 240 | 3 | 240 | 6 |
| D9 | — | — | — | _ | — | | 240 | 5 |

| Member Code | F484 (23 mm) | | F6 (27 i | | F8 (31 | 96 mm) | F11 (35 i | |
|----------------|-----------------|------|-------------|--------------------|-----------|--------------------|--------------|--------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| D7 | 240 | 6 | 336 | 9 (6) | 480 | 9 (6) | — | — |
| D9 | 224 | 6 | 336 | 9 (6) | 480 | 12 (7) | 560 | 12 (7) |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.





Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices


| Reso | urce | | Member Code | | | | |
|-------------------------|----------|--------|-------------|---------|------------|--|--|
| | | C2 | C4 | C5 | C6 | | |
| Logic Elements (LE) (K) | | 25 | 40 | 85 | 110 | | |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 | | |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 | | |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 | | |
| | MLAB | 138 | 231 | 480 | 621 | | |
| Variable-precision D | SP Block | 36 | 84 | 87 | 112 | | |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 | | |
| FPGA PLL | | 5 | 5 | 6 | 6 | | |
| | | | • | | continued. | | |



I/O Vertical Migration for Cyclone V Devices

Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note: To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters and general DSP usage | Two 18 x 18 with accumulate | 1 |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1 |

You can configure each DSP block during compilation as independent three 9 x 9, two 18×18 , or one 27×27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant | Member Code | Variable- precision | | dent Input an plications Ope | | 18 x 18 Multiplier | 18 x 18 Multiplier Adder |
|--------------|----------------|------------------------|-----------------------|---------------------------------|------------|--------------------------------|--------------------------------|
| | DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Summed with 36 bit Input | |
| Cyclone V E | A2 | 25 | 75 | 50 | 25 | 25 | 25 |
| | A4 | 66 | 198 | 132 | 66 | 66 | 66 |
| - | A5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | A7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | A9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V | C3 | 57 | 171 | 114 | 57 | 57 | 57 |
| GX | C4 | 70 | 210 | 140 | 70 | 70 | 70 |
| - | C5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | C7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | C9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V GT | D5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | D7 | 156 | 468 | 312 | 156 | 156 | 156 |
| - | D9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V SE | A2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | A4 | 84 | 252 | 168 | 84 | 84 | 84 |
| - | A5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | A6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V SX | C2 | 36 | 108 | 72 | 36 | 36 | 36 |
| - | C4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | C5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | | | | | | | continued |



| Variant | Member Code | | | | 18 x 18 Multiplier | 18 x 18 Multiplier | |
|--------------|----------------|-----------|---------------------|-----------------------|-----------------------|--|-----|
| | | DSP BIOCK | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode Adder Summed with 36 bit Input | |
| | C6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V ST | D5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | D6 | 112 | 336 | 224 | 112 | 112 | 112 |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Embedded Memory Capacity in Cyclone V Devices

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

| | Member | | M10K | | MLAB | | |
|--------------|--------|-------|--------------|-------|--------------|-----------------------|--|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | Total RAM Bit (Kb) | |
| Cyclone V E | A2 | 176 | 1,760 | 314 | 196 | 1,956 | |
| | A4 | 308 | 3,080 | 485 | 303 | 3,383 | |
| | A5 | 446 | 4,460 | 679 | 424 | 4,884 | |
| | A7 | 686 | 6,860 | 1338 | 836 | 7,696 | |
| | A9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 | |
| Cyclone V GX | C3 | 135 | 1,350 | 291 | 182 | 1,532 | |
| | C4 | 250 | 2,500 | 678 | 424 | 2,924 | |
| | C5 | 446 | 4,460 | 678 | 424 | 4,884 | |
| | C7 | 686 | 6,860 | 1338 | 836 | 7,696 | |
| | C9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 | |
| | | | | | | continued | |



| Member | | M1 | M10K | | MLAB | | |
|--------------|------|-------|--------------|-------|--------------|-----------------------|--|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | Total RAM Bit (Kb) | |
| Cyclone V GT | D5 | 446 | 4,460 | 679 | 424 | 4,884 | |
| | D7 | 686 | 6,860 | 1338 | 836 | 7,696 | |
| | D9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 | |
| Cyclone V SE | A2 | 140 | 1,400 | 221 | 138 | 1,538 | |
| | A4 | 270 | 2,700 | 370 | 231 | 2,460 | |
| | A5 | 397 | 3,970 | 768 | 480 | 4,450 | |
| | A6 | 553 | 5,530 | 994 | 621 | 6,151 | |
| Cyclone V SX | C2 | 140 | 1,400 | 221 | 138 | 1,538 | |
| | C4 | 270 | 2,700 | 370 | 231 | 2,460 | |
| | C5 | 397 | 3,970 | 768 | 480 | 4,450 | |
| | C6 | 553 | 5,530 | 994 | 621 | 6,151 | |
| Cyclone V ST | D5 | 397 | 3,970 | 768 | 480 | 4,450 | |
| | D6 | 553 | 5,530 | 994 | 621 | 6,151 | |

Embedded Memory Configurations

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB | 32 | x16, x18, or x20 |
| M10K | 256 | x40 or x32 |
| | 512 | x20 or x16 |
| | 1К | x10 or x8 |
| | 2К | x5 or x4 |
| | 4К | x2 |
| | 8К | ×1 |

Clock Networks and PLL Clock Sources


550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note: To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



PMA Features

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

| Features | Capability |
|---|---|
| Backplane support | Driving capability up to 6.144 Gbps |
| PLL-based clock recovery | Superior jitter tolerance |
| Programmable deserialization and word alignment | Flexible deserialization width and configurable word alignment pattern |
| Equalization and pre-emphasis | Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization No decision feedback equalizer (DFE) |
| Ring oscillator transmit PLLs | 614 Mbps to 6.144 Gbps |
| Input reference clock range | 20 MHz to 400 MHz |
| Transceiver dynamic reconfiguration | Allows the reconfiguration of a single channel without affecting the operation of other channels |



PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO[®] (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

| Table 23. | Transceiver PCS | Features for C | vclone V Devices |
|-----------|------------------------|-------------------|------------------|
| | | i cutui co i ci c | |

| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|--|---|--|--|
| 3-Gbps and 6-Gbps Basic | 0.614 to 6.144 | Phase compensation FIFO Byte serializer 8B/10B encoder Transmitter bit-slip | Word aligner Deskew FIFO Rate-match FIFO 8B/10B decoder Byte deserializer Byte ordering Receiver phase compensation FIFO |
| PCIe Gen1 (x1, x2, x4) | 2.5 and 5.0 | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic |
| PCIe Gen2 (x1, x2, x4) ⁽¹²⁾ | | logic | logic |
| GbE | 1.25 | Custom PHY IP core with preset feature GbE transmitter synchronization state machine | Custom PHY IP core with preset feature GbE receiver synchronization state machine |
| XAUI (13) | 3.125 | Dedicated XAUI PHY IP core | Dedicated XAUI PHY IP core |
| HiGig | 3.75 | XAUI synchronization state machine for bonding four channels | XAUI synchronization state machine for realigning four channels |
| SRIO 1.3 and 2.1 | 1.25 to 3.125 | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 channel bonding | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 deskew state machine |
| SDI, SD/HD, and 3G-SDI | 0.27 ⁽¹⁴⁾ , 1.485, and 2.97 | Custom PHY IP core with preset feature | Custom PHY IP core with preset feature |
| JESD204A | 0.3125 ⁽¹⁵⁾ to 3.125 | | |
| | • | • | continued |

⁽¹²⁾ PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

- ⁽¹³⁾ XAUI is supported through the soft PCS.
- $^{(14)}$ The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.
- ⁽¹⁵⁾ The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.






Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor

System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



HPS-FPGA AXI Bridges

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA[®]) Advanced eXtensible Interface (AXI[™]) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon[®] Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
 partially reconfigure the FPGA fabric at any time under software control. The HPS
 can also configure other FPGAs on the board through the FPGA configuration
 controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Note: Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks[®], and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information

International Altera Sales Support Offices

Dynamic and Partial Reconfiguration

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial Reconfiguration

Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Document Revision History for Cyclone V Device Overview

| Document Version | Changes |
|---------------------|--|
| 2018.05.07 | Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams. Rebranded as Intel. |

| Date | Version | Changes |
|---------------|------------|---|
| December 2017 | 2017.12.18 | Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices. |
| June 2016 | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram. |
| December 2015 | 2015.12.21 | Added descriptions to package plan tables for Cyclone V GT and ST devices. Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |
| June 2015 | 2015.06.12 | Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. Updated logic elements (LE) (K) for the following devices: Cyclone V E A7: Updated from 149.5 to 150 Cyclone V GX C3: Updated from 149.7 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: Cyclone V GX C3: Updated from 291 to 182 Cyclone V GX C4: Updated from 678 to 424 Cyclone V GX C7: Updated from 1,338 to 836 Cyclone V GX C9: Updated from 1,717 |
| | 1 | continued |

Cyclone V Device Overview CV-51001 | 2018.05.07



| Cyclone V SE and SX devices. December 2013 2013.12.26 Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 Mitz from 800 Mitz. Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables. Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os. In the Maximum Resources Counts table for Cyclone V E and SE. Added leaded package options. Removed the note "The number of PLLs includes guerant. Updated Timbedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers. Addeel deaded package options. Removed the note "The number of PLLs includes gueran-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table. Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 14 to 10. Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 15 to 18. Corrected VAS transmitter for Cyclone V SE devices from 15 to 152. Corrected VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32. Corrected VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32. Corrected VADI is supported through the soft PCS in the PCS features for Cyclone V SE A2 and A4 as well as SX. Addeel deader IP cyclone V SE A2 and A4 as well as SX. | Date | Version | Changes |
|---|---------------|------------|---|
| MHz from 800 MHz. Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables. Removed the note "The number of GPI05 does not include transceiver I/Os. In the Quartus II software, the number of user /Os includes transceiver I/Os. The GPI05 in the Maximum Resource Counts table for Cyclone V E and SE. • Added limk to Altera Product Selector for each device variant. • Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCI2 and 2 hard memory controllers. • Added leaded package options. • Removed the note. "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table. • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS device from 14 to 120. • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS devices from 31 to 120. • Corrected 18 x 18 multiplier of Cyclone V SE devices from 116 to 168. • Corrected 1VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. • Corrected 1VDS reavers for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. • Corrected 1VDS reavers from May Cycle SE A3 and A4 as well as SX C2 and C4 devices from 31 to 32. • Corrected AVLDI is supported through the soft PCS in the PCS features for Cyclone V. • Added the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for vollege 1.35V. | July 2014 | 2014.07.07 | Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices. |
| Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168. Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252. Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37. Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5. Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V. Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance. Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V. Added links to the known document issues in the Knowledge Base. Moved all links to the Related Information section of respective topics for easy reference. Corrected the Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'. Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values. Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values. Updated He package plan with M383 for the Cyclone V E device. Removed the M301 and M383 packages from the Cyclone V GX C4 device Updated the GPI0 count to '129' for the M301 package of the Cyclone V | December 2013 | 2013.12.26 | Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz. Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables. Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE. Added link to Altera Product Selector for each device variant. Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers. Added leaded package options. Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table. Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120. Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit |
| May 2013 2013.05.06 Added link to the known document issues in the Knowledge Base. Moved all links to the Related Information section of respective topics for easy reference. Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2. Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'. Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3. Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values. Updated the m301 and M383 packages from the Cyclone V GX C4 device Updated the GPIO count to '129' for the M301 package of the Cyclone V | | | Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168. Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252. Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37. Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5. Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V. Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance. Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V. |
| Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device. | May 2013 | 2013.05.06 | Added link to the known document issues in the Knowledge Base. Moved all links to the Related Information section of respective topics for easy reference. Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2. Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'. Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3. Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'. Updated the package plan with M383 for the Cyclone V E device. Removed the M301 and M383 packages from the Cyclone V GX C4 device. Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device. |



| aid A6. Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A and A6, SX C4 and C6, ST D6 devices. Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A2, S (2, devices. Removed '36 x 36' from the Variable-Precision DSP Block. Updated HPG PLL for Maximum Resource Counts for Cyclone V SE A4, SC (2, devices. Not and ST devices. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices. Removed 'Gounter reconfiguration' from the PLL Features. Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 23 of Dackplane support to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the partial reconfiguration is an advanced feature. Contact Atte for support of the feature. Oteps: 10 updated the option unts for the MBGA packages. Updated the OFIO counts for the U484 package of the Cyclone V E A9, C (2, and GT) devices. Updated the OFIO and transceiver counts for the U484 packages. November 2012 2012.11.19 Added new MBGA packages and additional U484 packages for Cyclone V T and S (X, and GT) November 2012 2.11 Added ordering code | Date | Version | Changes |
|--|---------------|------------|---|
| and A6, SX C4 and C6, ST D6 devices.Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A2, SC (2, devices).Removed '26 x 36' from the Variable-Precision DSP Block.Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.Updated Table 17 for Cyclone V SX C4 device.Updated Table 17 for Cyclone V SX C4 device.Updated Enbedded Memory Capacity and Distribution table.Updated Enbedded Memory Capacity and Distribution table for Cyclone V SK C4 device.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps.Updated the Capability in Table 22 of Ring oscillator transmit PLs with 6.144 Gbps.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CRI 4.1 to '6.144 Gbps'.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the VBA package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the GPIO counts for the VBA package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the Wertical migration table for vertical migration of the U484 package.Updated the WBGA packages and additional U484 packages for Cyclone V GX and GT.Added ordering code for five-transceiver devices for Cyclone V GX and CFI.Updated the Vertical migration table to add MBGA packages.Adde | | | and A6. |
| C2, devices. • Removed '36 x 36' from the Variable-Precision DSP Block. Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. • Updated the HPS I/O counts for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. • Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. • Updated Table 17 for Cyclone V SX C4 device. • Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. • Removed 'Ounter reconfiguration' from the PLL Features. • Updated Low-Power Serial Transceivers by replacing 5 Gbps soluth 6.144 Gbps. • Updated Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Capability in Table 23 of CPR 14.1 to '6.144 Gbps'. • Updated the PCS Support in Table 23 of CPR 14.1 to '6.144 Gbps'. • Updated the GPS • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the GPIO counts for the MBGA packages. • Updated the GPIO counts for the U484 package of the Cyclone V E A9, G S, and GT D9 devices. • Updated the GPIO counts for the U484 packages for Cyclone V E A9, G C, and GT D9 devices. • Updated the wrtical migration table for vertical migration of th | | | |
| Image: Section DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. Updated the HPS I/O counts for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. Removed 'Doisributed Memory' symbol. Removed 'Distributed Memory' symbol. Removed 'Distributed Memory' symbol. Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. Updated the Capability in Table 23 of CPR 14.1 to '6.144 Gbps'. Updated the DCS Support in Table 23 of CPR 14.1 to '6.144 Gbps'. Updated the DCS Support of the feature. Contact Alte for Support of the feature. Updated the OPCS ontor for the MBGA packages. Updated the CPIO and transceiver counts for the MBGA packages. Updated the CPIO and transceiver counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the Vertical migration table for vertical migration of the U484 packages. Updated the Vertical migration table for vertical migration of the U484 packages. Updated the Vertical migration table for Vertical S2 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Updated the Vertical migration table to add MBGA packag | | | Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices. |
| Maximum Resource Counts for Cyclone V SE, SX, and ST device.Updated He HPS I/O counts for Cyclone V SE, SX, and ST devices.Updated Table 17 for Cyclone V SX C4 device.Updated Embedded Memory Capacity and Distribution table for CycloneSE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with6.144 Gbps.Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1'6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the OPIO counts for the MBGA packages.Updated the GPIO and transceiver counts for the MBGA packages.Updated the GPIO and transceiver counts for the U484 package of the Cyclone V E A9, CC9, and GT D9 devices.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V GT and SUpdated the overtical migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Added ordering code for five-transceiver devices | | | • Removed '36 x 36' from the Variable-Precision DSP Block. |
| • Updated Figure 7 which shows the I/O vertical migration table. • Updated Table 17 for Cyclone V SX C4 device. • Updated Embedded Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices. • Removed 'Counter reconfiguration' from the PLL Features. • Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the OPIO counts for the MBGA packages. • Updated the GPIO and transceiver counts for the MBGA packages. • Updated the Vertical migration table for vertical migration of the U484 packages. • Updated the wertical migration table for vertical migration of the U484 packages. • Updated the WIGA packages and additional | | | |
| Image: Section of the section of th | | | • Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices. |
| Updated Embedded Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated Capability in Table 22 of Bring oscillator transmit PLLs with 6.144 Gbps'.Updated the DCS Support in Table 23 for 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basis t '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the QPIO counts for the MBGA packages.Updated the QPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the QPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.November 20122012.11.19Added new MGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI 4 4.9152 Gbps transmit jitter compliance.November 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0 | | | • Updated Figure 7 which shows the I/O vertical migration table. |
| SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Updated Low-Power 20isributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 for 0 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the wertical migration table for vertical migration of the U484 packages.Updated the WLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit jitter compliance.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit jitter compliance.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit ji | | | Updated Table 17 for Cyclone V SX C4 device. |
| •Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed "Distributed Memory' symbol.•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated the CGS Support in Table 23 form 5 Gbps to '6 Gbps'.•Updated the PCS Support in Table 23 form 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the PCI and ratical reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28•Updated the GPIO counts for the MBGA packages.•Updated the GPIO counts for the U484 package of the Cyclone V E A9, CC (C9, and GT D9 devices.•Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19•Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.•Updated Cyclone V ST speed grade information.•Added ordering code for five-transceiver devices for Cyclone V GT and S · Updated the vertical migration and information.•Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.•Added order ing code for five-transceiver devices for Cyclone V GT and S · Updated the vertical migration on maximum transceiver controller.•Removed | | | Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices. |
| 6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. Updated the Capability in Table 23 from 5 Gbps to '6 Gbps'. Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature. December 2012 2012.12.28 Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO and transceiver counts for the U484 package of the Cyclone V E A9, C C, and GT D9 devices. Updated the MLB supported programmable widths at 32 bits depth. November 2012 2012.11.19 Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added ordering code for five-transceiver | | | Removed 'Counter reconfiguration' from the PLL Features. |
| •Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.•Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages. | | | |
| Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic t '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.December 20122012.12.28Updated the pin counts for the MBGA packages.Updated the GPIO and transceiver counts for the MBGA packages.Updated the CPI Counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the CPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Vupdated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cryclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions fo PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | Removed 'Distributed Memory' symbol. |
| 6.144 Gbps. • Updated the DCS Support in Table 23 from 5 Gbps to '6 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic t '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the partial reconfiguration is an advanced feature. Contact Alter for support of the feature. December 2012 2012.12.28 • Updated the GPIO and transceiver counts for the MBGA packages. • Updated the Vertical migration table for vertical migration of the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. • Updated the Vertical migration table for vertical migration of the U484 packages. • Updated the Vertical migration table or vertical migration of the U484 packages for Cyclone V GX, and GT. November 2012 2012.11.19 • Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template. July 2012 2.1 </td <td></td> <td></td> <td>• Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.</td> | | | • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. |
| Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to (5.144 Gbps'). Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature. December 2012 2012.12.28 Updated the GPI0 and transceiver counts for the MBGA packages. Updated the GPI0 counts for the U484 package of the Cyclone V E A9, GC9, and GT D9 devices. Updated the GPI0 counts for the U484 package of the Updated the Updated the Vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth. November 2012 2012.11.19 Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added opering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added operformance information for HPS memory controller. Removed DDR3U support. Updated the or the differences between GPI0 reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28Updated the GPIO and transceiver counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GC 9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added onte on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added the "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. |
| Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28Updated the pin counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated the vertical and update tables for Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPR 14 4.9152 Gbps transmit jitter compliance. Added template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| for support of the feature.December 20122012.12.28Updated the pin counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and S* Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added onte on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. |
| • Updated the GPIO and transceiver counts for the MBGA packages.• Updated the GPIO counts for the U484 package of the Cyclone V E A9, G C9, and GT D9 devices.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.• Added ordering code for five-transceiver devices for Cyclone V GT and S • Updated the vertical migration table to add MBGA packages.• Added performance information for HPS memory controller.• Removed DDR3U support.• Updated Cyclone V ST speed grade information.• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document.• Added the "Embedded Memory Configurations" sections.• Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature. |
| Updated the GPIO counts for the U484 package of the Cyclone V E A9, G C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S | December 2012 | 2012.12.28 | Updated the pin counts for the MBGA packages. |
| C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S'Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| packages.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and S • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | C9, and GT D9 devices. |
| November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added the "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and SUpdated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | Updated the MLAB supported programmable widths at 32 bits depth. |
| • Updated the vertical migration table to add MBGA packages.• Added performance information for HPS memory controller.• Removed DDR3U support.• Updated Cyclone V ST speed grade information.• Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.• Updated template.July 20122.1June 20122.0• Restructured the document.• Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.• Added Table 1, Table 3, Table 16, Table 19, and Table 20. | November 2012 | 2012.11.19 | Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT. |
| Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | • Added ordering code for five-transceiver devices for Cyclone V GT and ST. |
| Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | Updated the vertical migration table to add MBGA packages. |
| • Updated Cyclone V ST speed grade information.• Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1June 20122.0• Restructured the document. | | | Added performance information for HPS memory controller. |
| Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) Intersection and the difference. Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| User I/O numbers shown in the Quartus II software.Updated template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. |
| July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 2.0 • Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| June 2012 2.0 • Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | • |
| Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. | July 2012 | 2.1 | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) |
| Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20. | June 2012 | 2.0 | |
| • Added Table 1, Table 3, Table 16, Table 19, and Table 20. | | | |
| | | | |
| Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. | | | • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table |

Cyclone V Device Overview CV-51001 | 2018.05.07



| Date | Version | Changes |
|---------------|---------|--|
| | | Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10. Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections. Text edits throughout the document. |
| February 2012 | 1.2 | Updated Table 1–2, Table 1–3, and Table 1–6. Updated "Cyclone V Family Plan" on page 1–4 and "Clock Networks and PLL Clock Sources" on page 1–15. Updated Figure 1–1 and Figure 1–6. |
| November 2011 | 1.1 | Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–5, and Table 1–6. Updated Figure 1–4, Figure 1–5, Figure 1–6, Figure 1–7, and Figure 1–8. Updated "System Peripherals" on page 1–18, "HPS-FPGA AXI Bridges" on page 1–19, "HPS SDRAM Controller Subsystem" on page 1–19, "FPGA Configuration and Processor Booting" on page 1–19, and "Hardware and Software Development" on page 1–20. Minor text edits. |
| October 2011 | 1.0 | Initial release. |