



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	56480
Number of Logic Elements/Cells	149500
Total RAM Bits	7880704
Number of I/O	240
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-FBGA
Supplier Device Package	484-UBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5ceba7u19c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Summary of Cyclone V Features**

**Summary of Features for Cyclone V Devices** Table 2.

Feature		Description	
Technology	TSMC's 28-nm low-p 1.1 V core voltage	ower (28LP) process technology	
Packaging	Wirebond low-haloge     Multiple device densi different device dens     RoHS-compliant and	ities with compatible package footprints for seamless migration between sities	
High-performance FPGA fabric	Enhanced 8-input ALM v	vith four registers	
Internal memory blocks	•	(b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory	
Embedded Hard IP blocks	Variable-precision DSP  • Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block  • 64-bit accumulator and cascade  • Embedded internal coefficient memory  • Preadder/subtractor for improved efficiency		
	Memory controller	DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support	
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port	
Clock networks		ol clock network d peripheral clock networks are not used can be powered down to reduce dynamic power	
Phase-locked loops (PLLs)	Precision clock synth     Integer mode and from	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode	
FPGA General-purpose I/Os (GPIOs)	<ul> <li>875 megabits per second (Mbps) LVDS receiver and 840 Mbps LVDS transmitter</li> <li>400 MHz/800 Mbps external memory interface</li> <li>On-chip termination (OCT)</li> <li>3.3 V support with up to 16 mA drive strength</li> </ul>		
Low-power high-speed serial interface	<ul> <li>614 Mbps to 6.144 Gbps integrated transceiver speed</li> <li>Transmit pre-emphasis and receiver equalization</li> <li>Dynamic partial reconfiguration of individual channels</li> </ul>		
HPS (Cyclone V SE, SX, and ST devices only)	Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing  Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I²C interface, and up to 85 HPS GPIO interfaces		
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers ot ROM	
	·	continued	


<sup>(1)</sup> Contact Intel for availability.



### **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



### **Maximum Resources**


**Table 4.** Maximum Resource Counts for Cyclone V E Devices

Resource				Member Code		
		A2	A4	A5	A7	А9
Logic Elements	(LE) (K)	25	49	77	150	301
ALM		9,430	18,480	29,080	56,480	113,560
Register		37,736	73,920	116,320	225,920	454,240
Memory (Kb)	M10K	1,760	3,080	4,460	6,860	12,200
	MLAB	196	303	424	836	1,717
Variable-precision	on DSP Block	25	66	150	156	342
18 x 18 Multipli	er	50	132	300	312	684
PLL		4	4	6	7	8
GPIO		224	224	240	480	480
LVDS	Transmitter	56	56	60	120	120
	Receiver	56	56	60	120	120
Hard Memory C	ontroller	1	1	2	2	2



### **Available Options**

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



#### **Maximum Resources**

**Table 8.** Maximum Resource Counts for Cyclone V GT Devices

Resource			Member Code				
		D5	D7	D9			
Logic Elements (LE) (	K)	77	150	301			
ALM		29,080	56,480	113,560			
Register		116,320	225,920	454,240			
Memory (Kb)	M10K	4,460	6,860	12,200			
	MLAB	424	836	1,717			
Variable-precision DS	P Block	150	156	342			
18 x 18 Multiplier		300	312	684			
PLL	-		7	8			
6 Gbps Transceiver		6	9	12			
GPIO <sup>(5)</sup>		336	480	560			
LVDS	Transmitter	84	120	140			
	,	•		continued			

<sup>(5)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code			
		D5	D7	D9	
	Receiver	84	120	140	
PCIe Hard IP Block		2	2	2	
Hard Memory Controller		2	2	2	

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

### **Package Plan**

#### **Table 9.** Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

Member Code	M3 (11 i				84 nm)	U484 (19 mm)		
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	_	_	_	_	_	_	240	5

Member Code	F48 (23 I		F672 (27 mm)		F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 (6)	480	9 (6)	_	_
D9	224	6	336	9 (6)	480	12 <sup>(7)</sup>	560	12 <sup>(7)</sup>

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>&</sup>lt;sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



### **Cyclone V SE**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

**Product Selector Guide** 


Provides the latest information about Intel products.

#### **Available Options**

#### Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





Resource		Member Code				
		C2	C4	C5	C6	
HPS PLL		3	3	3	3	
3 Gbps Transceiver		6	6	9	9	
FPGA GPIO (8)	FPGA GPIO (8)		145	288	288	
HPS I/O	HPS I/O		181	181	181	
LVDS	Transmitter	32	32	72	72	
	Receiver	37	37	72	72	
PCIe Hard IP Block		2	2	2 (9)	2 (9)	
FPGA Hard Memory	FPGA Hard Memory Controller		1	1	1	
HPS Hard Memory Controller		1	1	1	1	
Arm Cortex-A9 MP0	Core Processor	Dual-core	Dual-core	Dual-core	Dual-core	

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

#### **Package Plan**

**Table 13.** Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U672 (23 mm)			F896 (31 mm)		
	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR
C2	145	181	6	_	_	_
C4	145	181	6	_	_	_
C5	145	181	6	288	181	9
C6	145	181	6	288	181	9

### **Cyclone V ST**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9) 1</sup> PCIe Hard IP Block in U672 package.




#### **Related Information**

#### **Product Selector Guide**

Provides the latest information about Intel products.

### **Available Options**

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



#### **Maximum Resources**

**Table 14.** Maximum Resource Counts for Cyclone V ST Devices

Reso	ource	Membe	r Code		
		D5	D6		
Logic Elements (LE) (K)		85	110		
ALM		32,070	41,910		
Register		128,300	166,036		
Memory (Kb)	M10K	3,970	5,570		
	MLAB	480	621		
Variable-precision DSP Block		87	112		
18 x 18 Multiplier		174	224		
FPGA PLL		6	6		
HPS PLL		3	3		
6.144 Gbps Transceiver		9	9		
FPGA GPIO <sup>(10)</sup>		288	288		
HPS I/O		181	181		
LVDS	Transmitter	72	72		
continued					

<sup>(10)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code		
		D5	D6	
	Receiver	72	72	
PCIe Hard IP Block	PCIe Hard IP Block		2	
FPGA Hard Memory Controller		1	1	
HPS Hard Memory Controller		1	1	
Arm Cortex-A9 MPCore Processor		Dual-core	Dual-core	

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

#### **Package Plan**

#### **Table 15.** Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

Member Code	F896 (31 mm)					
	FPGA GPIO	HPS I/O	XCVR			
D5	288	181	9 (11)			
D6	288	181	9 (11)			

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(11)</sup> If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

Usage Example	Multiplier Size (Bit)	DSP Block Resource
Low precision fixed point for video applications	Three 9 x 9	1
Medium precision fixed point in FIR filters	Two 18 x 18	1
FIR filters and general DSP usage	Two 18 x 18 with accumulate	1
High precision fixed- or floating-point implementations	One 27 x 27 with accumulate	1

You can configure each DSP block during compilation as independent three 9  $\times$  9, two 18  $\times$  18, or one 27  $\times$  27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

**Table 17.** Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

	Member Code	Variable- precision DSP Block		Independent Input and Output Multiplications Operator			18 x 18 Multiplier Adder
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Summed with 36 bit Input
Cyclone V E	A2	25	75	50	25	25	25
	A4	66	198	132	66	66	66
	A5	150	450	300	150	150	150
	A7	156	468	312	156	156	156
	A9	342	1,026	684	342	342	342
Cyclone V	C3	57	171	114	57	57	57
GX	C4	70	210	140	70	70	70
	C5	150	450	300	150	150	150
	C7	156	468	312	156	156	156
	C9	342	1,026	684	342	342	342
Cyclone V GT	D5	150	450	300	150	150	150
	D7	156	468	312	156	156	156
	D9	342	1,026	684	342	342	342
Cyclone V SE	A2	36	108	72	36	36	36
	A4	84	252	168	84	84	84
	A5	87	261	174	87	87	87
	A6	112	336	224	112	112	112
Cyclone V SX	C2	36	108	72	36	36	36
	C4	84	252	168	84	84	84
	C5	87	261	174	87	87	87
							continued



#### **PLL Features**

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

#### **Fractional PLL**

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

### FPGA General Purpose I/O


Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- $\bullet$  LVDS output buffer with programmable differential output voltage (V $_{\text{OD}}$  ) and programmable pre-emphasis
- ullet On-chip parallel termination (R<sub>T</sub> OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



#### **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability
Backplane support	Driving capability up to 6.144 Gbps
PLL-based clock recovery	Superior jitter tolerance
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps
Input reference clock range	20 MHz to 400 MHz
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels



#### **PCS Features**

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO<sup>®</sup> (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

**Table 23.** Transceiver PCS Features for Cyclone V Devices

PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
3-Gbps and 6-Gbps Basic	0.614 to 6.144	<ul> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Transmitter bit-slip</li> </ul>	<ul> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate-match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer</li> <li>Byte ordering</li> <li>Receiver phase compensation FIFO</li> </ul>
PCIe Gen1 (x1, x2, x4)	2.5 and 5.0	Dedicated PCIe PHY IP core     PIPE 2.0 interface to the core logic	Dedicated PCIe PHY IP core     PIPE 2.0 interface to the core logic
PCIe Gen2 ( x1, x2, x4) <sup>(12)</sup>		logic	logic
GbE	1.25	Custom PHY IP core with preset feature     GbE transmitter synchronization state machine	Custom PHY IP core with preset feature     GbE receiver synchronization state machine
XAUI (13)	3.125	Dedicated XAUI PHY IP core	Dedicated XAUI PHY IP core
HiGig	3.75	XAUI synchronization state machine for bonding four channels	XAUI synchronization state machine for realigning four channels
SRIO 1.3 and 2.1	1.25 to 3.125	Custom PHY IP core with preset feature     SRIO version 2.1-compliant x2 and x4 channel bonding	Custom PHY IP core with preset feature     SRIO version 2.1-compliant x2 and x4 deskew state machine
SDI, SD/HD, and 3G-SDI	0.27 <sup>(14)</sup> , 1.485, and 2.97	Custom PHY IP core with preset feature	Custom PHY IP core with preset feature
JESD204A	0.3125 <sup>(15)</sup> to 3.125		
	,		continued

<sup>(12)</sup> PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

<sup>(13)</sup> XAUI is supported through the soft PCS.

 $<sup>^{(14)}</sup>$  The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

<sup>(15)</sup> The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	Custom PHY IP core with preset feature     Electrical idle	Custom PHY IP core with preset feature     Signal detect     Wider spread of asynchronous SSC
CPRI 4.1 <sup>(16)</sup>	0.6144 to 6.144	Dedicated deterministic latency     PHY IP core	Dedicated deterministic latency     PHY IP core
OBSAI RP3	0.768 to 3.072	Transmitter (TX) manual bit-slip mode	Receiver (RX) deterministic latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 <sup>(17)</sup>	1.62 and 2.7		Wider spread of asynchronous SSC

### **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

### **HPS Features**

The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>(17)</sup> Pending characterization.



Note:

Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

#### **Related Information**

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

### **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks<sup>®</sup>, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

#### **Related Information**

International Altera Sales Support Offices

### **Dynamic and Partial Reconfiguration**

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

#### **Dynamic Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

### **Partial Reconfiguration**

Note:

The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Intel simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Intel Quartus Prime design software. With the Intel solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

### **Enhanced Configuration and Configuration via Protocol**

Cyclone V devices support  $1.8\ V$ ,  $2.5\ V$ ,  $3.0\ V$ , and  $3.3\ V$  programming voltages and several configuration schemes.

Table 24. Configuration Schemes and Features Supported by Cyclone V Devices

Mode	Data Width	Max Clock Rate (MHz)	Max Data Rate (Mbps)	Decompressi on	Design Security	Partial Reconfigurat ion <sup>(18)</sup>	Remote System Update
AS through the EPCS and EPCQ serial configuration device	1 bit, 4 bits	100	_	Yes	Yes	_	Yes
PS through CPLD or external microcontroller	1 bit	125	125	Yes	Yes	_	_
FPP	8 bits	125	_	Yes	Yes	_	Parallel flash
	16 bits	125	_	Yes	Yes	Yes	loader
CvP (PCIe)	x1, x2, and x4 lanes	_	_	Yes	Yes	Yes	_
JTAG	1 bit	33	33	_	_	_	_

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

#### **Related Information**

Configuration via Protocol (CvP) Implementation in Intel FPGAs User Guide Provides more information about CvP.

<sup>(18)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



### **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

# **Document Revision History for Cyclone V Device Overview**

Document Version	Changes
2018.05.07	<ul> <li>Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams.</li> <li>Rebranded as Intel.</li> </ul>

Date	Version	Changes
December 2017	2017.12.18	Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.
June 2016	2016.06.10	Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.
December 2015	2015.12.21	<ul> <li>Added descriptions to package plan tables for Cyclone V GT and ST devices.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
June 2015	2015.06.12	<ul> <li>Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.</li> <li>Updated logic elements (LE) (K) for the following devices:         <ul> <li>Cyclone V E A7: Updated from 149.5 to 150</li> <li>Cyclone V GX C3: Updated from 35.5 to 36</li> <li>Cyclone V GX C7: Updated from 149.7 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> </ul> </li> <li>Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 291 to 182</li> <li>Cyclone V GX C4: Updated from 678 to 424</li> <li>Cyclone V GX C5: Updated from 1,338 to 836</li> <li>Cyclone V GX C9: Updated from 2,748 to 1,717</li> </ul> </li> </ul>
		continued



Date	Version	Changes
		<ul> <li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> </ul> </li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> </ul> </li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C4: Updated from 472 to 678</li> <li>Cyclone V GX C5: Updated from 679 to 678</li> </ul> </li> </ul>
March 2015	2015.03.31	Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.     Added optional suffix "SC: Internal scrubbing support" to the following diagrams:     — Sample Ordering Code and Available Options for Cyclone V E Devices     — Sample Ordering Code and Available Options for Cyclone V GX Devices     — Sample Ordering Code and Available Options for Cyclone V SE Devices     — Sample Ordering Code and Available Options for Cyclone V SX Devices
January 2015	2015.01.23	<ul> <li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:</li> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.</li> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 x 18 multiplier: Updated from 102 to 114</li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 x 9 Multiplier: Updated from 153 to 171</li> <li>18 x 18 Multiplier: Updated from 102 to 114</li> <li>27 x 27 Multiplier: Updated from 51 to 57</li> <li>18 x 18 Multiplier Adder Mode: Updated from 51 to 57</li> <li>18 x 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57</li> <li>Updated Embedded Memory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>M10K Block: Updated from 119 to 135</li> <li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li> <li>MLAB BRAM bit (Kb): Updated from 1,349 to 1,531</li> </ul>
October 2014	2014.10.06	Added a footnote to the "Transceiver PCS Features for Cyclone V Devices" table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices.
		continued



Date	Version	Changes
July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
December 2013	2013.12.26	<ul> <li>Cyclone V SE and SX devices.</li> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35v.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics</li> </ul>
		<ul> <li>listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
		Added decompression support for the CvP configuration mode.
May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> </ul>
		Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.      Undeted Supporting Feature in Table 1 of Increased handwidth capacity to
		<ul> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to</li> </ul>
		'6.144 Gbps'.
		<ul> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> </ul>
		<ul> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F: 4'.</li> </ul>
		Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.
		<ul> <li>Updated the package plan with M383 for the Cyclone V E device.</li> </ul>
		<ul> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>
		Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.
	1	continued



Date	Version	Changes
		<ul> <li>Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.</li> <li>Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.</li> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> <li>Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.</li> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> <li>Updated Figure 7 which shows the I/O vertical migration table.</li> <li>Updated Table 17 for Cyclone V SX C4 device.</li> <li>Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Removed 'Counter reconfiguration' from the PLL Features.</li> <li>Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.</li> <li>Removed 'Distributed Memory' symbol.</li> <li>Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.</li> <li>Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.</li> <li>Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.</li> </ul>
December 2012	2012.12.28	<ul> <li>Updated the pin counts for the MBGA packages.</li> <li>Updated the GPIO and transceiver counts for the MBGA packages.</li> <li>Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.</li> <li>Updated the vertical migration table for vertical migration of the U484 packages.</li> <li>Updated the MLAB supported programmable widths at 32 bits depth.</li> </ul>
November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> </ul>
July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
June 2012	2.0	<ul> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18.</li> </ul>



Date	Version	Changes
		<ul> <li>Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.</li> <li>Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.</li> <li>Text edits throughout the document.</li> </ul>
February 2012	1.2	<ul> <li>Updated Table 1-2, Table 1-3, and Table 1-6.</li> <li>Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15.</li> <li>Updated Figure 1-1 and Figure 1-6.</li> </ul>
November 2011	1.1	<ul> <li>Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6.</li> <li>Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8.</li> <li>Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20.</li> <li>Minor text edits.</li> </ul>
October 2011	1.0	Initial release.