



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	18480
Number of Logic Elements/Cells	49000
Total RAM Bits	3464192
Number of I/O	224
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-FBGA
Supplier Device Package	484-UBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cefa4u19c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

Cyclone	V Device Overview	. 3
Ke	ey Advantages of Cyclone V Devices	. 3
Su	ummary of Cyclone V Features	.4
	vclone V Device Variants and Packages	
•	Cyclone V E	
	Cyclone V GX	. 7
	Cyclone V GT	
	Cyclone V SE	
	Cyclone V SX	
	Cyclone V ST	
I/0	O Vertical Migration for Cyclone V Devices	
-	daptive Logic Module	
	riable-Precision DSP Block	
En	nbedded Memory Blocks	21
	Types of Embedded Memory	
	Embedded Memory Capacity in Cyclone V Devices	
	Embedded Memory Configurations	22
Cle	ock Networks and PLL Clock Sources	22
FP	PGA General Purpose I/O	23
PC	CIe Gen1 and Gen2 Hard IP	24
Ex	ternal Memory Interface	24
	Hard and Soft Memory Controllers	
	External Memory Performance	
	HPS External Memory Performance	
Lo	w-Power Serial Transceivers	
	Transceiver Channels	
	PMA Features	
	PCS Features	
Sc	oC with HPS	
	HPS Features	
	FPGA Configuration and Processor Booting	
	Hardware and Software Development	
Dy	namic and Partial Reconfiguration	
	Dynamic Reconfiguration	
	Partial Reconfiguration	
	hanced Configuration and Configuration via Protocol	
	wer Management	
Do	ocument Revision History for Cyclone V Device Overview	33



# **Cyclone V Device Overview**

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues

Lists the planned updates to the Cyclone V Device Handbook chapters.

# **Key Advantages of Cyclone V Devices**

Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks     Up to 40% lower power consumption than the previous generation device
Improved logic integration and differentiation capabilities	8-input adaptive logic module (ALM)     Up to 13.59 megabits (Mb) of embedded memory     Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity	3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers     Hard memory controllers
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	Requires only two core voltages to operate  Available in low-cost wirebond packaging  Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration



# **Summary of Cyclone V Features**

**Summary of Features for Cyclone V Devices** Table 2.

Feature		Description							
Technology	<ul> <li>TSMC's 28-nm low-power (28LP) process technology</li> <li>1.1 V core voltage</li> </ul>								
Packaging	Multiple device densi different device densi	Multiple device densities with compatible package footprints for seamless migration between different device densities							
High-performance FPGA fabric	Enhanced 8-input ALM v	vith four registers							
Internal memory blocks	•	(b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory							
Embedded Hard IP blocks	Variable-precision DSP  • Native support for up to three signal processing precision lev (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the s variable-precision DSP block  • 64-bit accumulator and cascade  • Embedded internal coefficient memory  • Preadder/subtractor for improved efficiency								
	Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support								
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port							
Clock networks		ol clock network d peripheral clock networks are not used can be powered down to reduce dynamic power							
Phase-locked loops (PLLs)	<ul><li>Precision clock synth</li><li>Integer mode and from</li></ul>	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode							
FPGA General-purpose I/Os (GPIOs)	400 MHz/800 Mbps 6     On-chip termination	cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength							
Low-power high-speed serial interface	Transmit pre-emphase	Sbps integrated transceiver speed sis and receiver equalization infiguration of individual channels							
HPS (Cyclone V SE, SX, and ST devices only)	<ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul>								
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers ot ROM							
	·	continued							

<sup>(1)</sup> Contact Intel for availability.



#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices
Provides the number of LVDS channels in each device package.

# **Package Plan**

**Table 5.** Package Plan for Cyclone V E Devices

Member Code	M383 (13 mm)	M484 (15 mm)	U324 (15 mm)	F256 (17 mm)	U484 (19 mm)	F484 (23 mm)	F672 (27 mm)	F896 (31 mm)
	GPIO							
A2	223	_	176	128	224	224	_	_
A4	223	_	176	128	224	224	_	_
A5	175	_	_	_	224	240	_	_
A7	_	240	_	_	240	240	336	480
A9	_	_	_	_	240	224	336	480

# **Cyclone V GX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

# **Related Information**

**Product Selector Guide** 

Provides the latest information about Intel products.

#### CV-51001 | 2018.05.07



Resource		Member Code							
		С3	C4	<b>C5</b>	С7	<b>C9</b>			
LVDS	Transmitter	52	84	84	120	140			
	Receiver	52	84	84	120	140			
PCIe Hard IP Block		1	2	2	2	2			
Hard Memory Controller		1	2	2	2	2			

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

**Table 7.** Package Plan for Cyclone V GX Devices

Member Code					M484 (15 mm)		U324 (15 mm)		U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	_	_	_	_	_	_	144	3	208	3
C4	129	4	175	6	_	_	_	_	224	6
C5	129	4	175	6	_	_	_	_	224	6
C7	_	_	_	_	240	3	_	_	240	6
C9	_	_	_	_	_	_	_	_	240	5

Member Code	F4 (23 i		F6 (27 I	72 mm)	F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	208	3	_	_	_	_	_	_
C4	240	6	336	6	_	_	_	_
C5	240	6	336	6	_	_	_	_
C7	240	6	336	9	480	9	_	_
С9	224	6	336	9	480	12	560	12

# **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**


Product Selector Guide

Provides the latest information about Intel products.



# **Available Options**

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



### **Maximum Resources**

**Table 8.** Maximum Resource Counts for Cyclone V GT Devices

Re	source		Member Code					
		D5	D7	D9				
Logic Elements (LE) (	K)	77	150	301				
ALM		29,080	56,480	113,560				
Register		116,320	225,920	454,240				
Memory (Kb)	M10K	4,460	6,860	12,200				
	MLAB	424	836	1,717				
Variable-precision DS	P Block	150	156	342				
18 x 18 Multiplier		300	312	684				
PLL		6	7	8				
6 Gbps Transceiver		6	9	12				
GPIO <sup>(5)</sup>		336	480	560				
LVDS Transmitter		84	120	140				
	,	•		continued				

<sup>(5)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

#### CV-51001 | 2018.05.07



Resource		Member Code					
		D5	D7	D9			
	Receiver	84	120	140			
PCIe Hard IP Block		2	2	2			
Hard Memory Controller		2	2	2			

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

### **Table 9.** Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

Member Code		M301 (11 mm)		83 mm)	M4 (15 i		U4: (19 r	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	_	_	_	_	_	_	240	5

Member Code	F48 (23 I		F6 (27 I		F8 (31 :		F11 (35 i	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 (6)	480	9 (6)	_	_
D9	224	6	336	9 (6)	480	12 <sup>(7)</sup>	560	12 <sup>(7)</sup>

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>&</sup>lt;sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



# **Maximum Resources**

Table 10. **Maximum Resource Counts for Cyclone V SE Devices** 

Res	ource		Me	ember Code	
		A2	A4	A5	A6
Logic Elements (	LE) (K)	25	40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precision DSP Block		36	84	87	112
18 x 18 Multiplier		72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
Receiver		37	37	72	72
FPGA Hard Memory Controller		1	1	1	1
HPS Hard Memory Controller		1	1	1	1
Arm Cortex-A9 M	1PCore Processor	Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

# **Package Plan**

#### **Package Plan for Cyclone V SE Devices** Table 11.

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)				F896 (31 mm)	
	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181



# **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### **Product Selector Guide**


Provides the latest information about Intel products.

### **Available Options**

### Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



#### **Maximum Resources**

**Table 12.** Maximum Resource Counts for Cyclone V SX Devices

Resource		Member Code				
		C2	C4	C5	C6	
Logic Elements (LE) (K)		25	40	85	110	
ALM		9,430	15,880	32,070	41,910	
Register		37,736	60,376	128,300	166,036	
Memory (Kb)	M10K	1,400	2,700	3,970	5,570	
	MLAB	138	231	480	621	
Variable-precision [	DSP Block	36	84	87	112	
18 x 18 Multiplier		72	168	174	224	
FPGA PLL		5	5	6	6	
					continued	



Resource		Member Code				
		C2	C4	C5	C6	
HPS PLL		3	3	3	3	
3 Gbps Transceiver		6	6	9	9	
FPGA GPIO (8)	FPGA GPIO <sup>(8)</sup>		145	288	288	
HPS I/O		181	181	181	181	
LVDS	Transmitter	32	32	72	72	
	Receiver	37	37	72	72	
PCIe Hard IP Block	PCIe Hard IP Block		2	2 (9)	2 (9)	
FPGA Hard Memory Controller		1	1	1	1	
HPS Hard Memory Controller		1	1	1	1	
Arm Cortex-A9 MP0	Core Processor	Dual-core	Dual-core	Dual-core	Dual-core	

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

### **Package Plan**

**Table 13.** Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U672 (23 mm)			F896 (31 mm)		
	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR
C2	145	181	6	_	_	_
C4	145	181	6	_	_	_
C5	145	181	6	288	181	9
C6	145	181	6	288	181	9

# **Cyclone V ST**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9) 1</sup> PCIe Hard IP Block in U672 package.

#### CV-51001 | 2018.05.07



Resource		Member Code		
		D5	D6	
	Receiver	72	72	
PCIe Hard IP Block		2	2	
FPGA Hard Memory Controller		1	1	
HPS Hard Memory Controller		1	1	
Arm Cortex-A9 MPCore Processor		Dual-core	Dual-core	

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

### **Package Plan**

#### **Table 15.** Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

Member Code	F896 (31 mm)		
	FPGA GPIO	HPS I/O	XCVR
D5	288	181	9 (11)
D6	288	181	9 (11)

#### **Related Information**


6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(11)</sup> If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### **Related Information**

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

# **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



#### **PLL Features**

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

#### **Fractional PLL**

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

# FPGA General Purpose I/O


Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- $\bullet$  LVDS output buffer with programmable differential output voltage (V $_{\text{OD}}$  ) and programmable pre-emphasis
- ullet On-chip parallel termination (R<sub>T</sub> OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



### **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability	
Backplane support	Driving capability up to 6.144 Gbps	
PLL-based clock recovery	Superior jitter tolerance	
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern	
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>	
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps	
Input reference clock range	20 MHz to 400 MHz	
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels	



#### **PCS Features**

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO<sup>®</sup> (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

**Table 23.** Transceiver PCS Features for Cyclone V Devices

PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
3-Gbps and 6-Gbps Basic	0.614 to 6.144	<ul> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Transmitter bit-slip</li> </ul>	<ul> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate-match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer</li> <li>Byte ordering</li> <li>Receiver phase compensation FIFO</li> </ul>
PCIe Gen1 (x1, x2, x4)	2.5 and 5.0	Dedicated PCIe PHY IP core     PIPE 2.0 interface to the core logic	Dedicated PCIe PHY IP core     PIPE 2.0 interface to the core logic
PCIe Gen2 ( x1, x2, x4) <sup>(12)</sup>		logic	logic
GbE	1.25	Custom PHY IP core with preset feature     GbE transmitter synchronization state machine	Custom PHY IP core with preset feature     GbE receiver synchronization state machine
XAUI (13)	3.125	Dedicated XAUI PHY IP core	Dedicated XAUI PHY IP core
HiGig	3.75	XAUI synchronization state machine for bonding four channels	XAUI synchronization state machine for realigning four channels
SRIO 1.3 and 2.1	1.25 to 3.125	Custom PHY IP core with preset feature     SRIO version 2.1-compliant x2 and x4 channel bonding	Custom PHY IP core with preset feature     SRIO version 2.1-compliant x2 and x4 deskew state machine
SDI, SD/HD, and 3G-SDI	0.27 <sup>(14)</sup> , 1.485, and 2.97	Custom PHY IP core with preset feature	Custom PHY IP core with preset feature
JESD204A	0.3125 <sup>(15)</sup> to 3.125		
	,		continued

<sup>(12)</sup> PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

<sup>(13)</sup> XAUI is supported through the soft PCS.

 $<sup>^{(14)}</sup>$  The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

<sup>(15)</sup> The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	Custom PHY IP core with preset feature     Electrical idle	Custom PHY IP core with preset feature     Signal detect     Wider spread of asynchronous SSC
CPRI 4.1 <sup>(16)</sup>	0.6144 to 6.144	Dedicated deterministic latency     DHY ID core	Dedicated deterministic latency     PHY IP core
OBSAI RP3	0.768 to 3.072	<ul><li>PHY IP core</li><li>Transmitter (TX) manual bit-slip mode</li></ul>	Receiver (RX) deterministic latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 <sup>(17)</sup>	1.62 and 2.7		Wider spread of asynchronous SSC

# **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

# **HPS Features**


The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>(17)</sup> Pending characterization.



Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



### **HPS-FPGA AXI Bridges**

The HPS-FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows
  the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily
  used for control and status register (CSR) accesses to peripherals in the FPGA
  fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS-FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

### **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Date	Version	Changes
July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
December 2013	2013.12.26	<ul> <li>Cyclone V SE and SX devices.</li> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35v.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics</li> </ul>
		<ul> <li>listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
		Added decompression support for the CvP configuration mode.
May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> </ul>
		Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.      Undeted Supporting Feature in Table 1 of Increased handwidth capacity to
		<ul> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to</li> </ul>
		'6.144 Gbps'.
		<ul> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> </ul>
		<ul> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F: 4'.</li> </ul>
		Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.
		<ul> <li>Updated the package plan with M383 for the Cyclone V E device.</li> </ul>
		<ul> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>
		Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.
	1	continued



Date	Version	Changes
		<ul> <li>Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.</li> <li>Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.</li> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> <li>Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.</li> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> <li>Updated Figure 7 which shows the I/O vertical migration table.</li> <li>Updated Table 17 for Cyclone V SX C4 device.</li> <li>Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Removed 'Counter reconfiguration' from the PLL Features.</li> <li>Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.</li> <li>Removed 'Distributed Memory' symbol.</li> <li>Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.</li> <li>Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.</li> <li>Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.</li> </ul>
December 2012	2012.12.28	<ul> <li>Updated the pin counts for the MBGA packages.</li> <li>Updated the GPIO and transceiver counts for the MBGA packages.</li> <li>Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.</li> <li>Updated the vertical migration table for vertical migration of the U484 packages.</li> <li>Updated the MLAB supported programmable widths at 32 bits depth.</li> </ul>
November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> </ul>
July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
June 2012	2.0	<ul> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18.</li> </ul>