
## Intel - 5CEFA5M13C7N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	29080
Number of Logic Elements/Cells	77000
Total RAM Bits	5001216
Number of I/O	175
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	383-TFBGA
Supplier Device Package	383-MBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cefa5m13c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone V Device Overview	3
Key Advantages of Cyclone V Devices	3
Summary of Cyclone V Features	4
Cyclone V Device Variants and Packages	5
Cyclone V E	5
Cyclone V GX	7
Cyclone V GT	
Cyclone V SE12	2
Cyclone V SX14	4
Cyclone V ST1	5
I/O Vertical Migration for Cyclone V Devices18	3
Adaptive Logic Module	3
Variable-Precision DSP Block19	
Embedded Memory Blocks2	1
Types of Embedded Memory2	1
Embedded Memory Capacity in Cyclone V Devices	1
Embedded Memory Configurations22	2
Clock Networks and PLL Clock Sources22	2
FPGA General Purpose I/O2	3
PCIe Gen1 and Gen2 Hard IP 24	4
External Memory Interface 24	
Hard and Soft Memory Controllers24	
External Memory Performance2	
HPS External Memory Performance2	
Low-Power Serial Transceivers2	
Transceiver Channels2	
PMA Features	5
PCS Features22	
SoC with HPS28	
HPS Features28	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration3	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Protocol32	
Power Management	
Document Revision History for Cyclone V Device Overview	3



# **Cyclone V Device Overview**

The Cyclone<sup>®</sup> V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

## **Key Advantages of Cyclone V Devices**

#### Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	<ul> <li>Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks</li> <li>Up to 40% lower power consumption than the previous generation device</li> </ul>
Improved logic integration and differentiation capabilities	<ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 13.59 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> </ul>
Increased bandwidth capacity	<ul><li>3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers</li><li>Hard memory controllers</li></ul>
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	<ul> <li>Requires only two core voltages to operate</li> <li>Available in low-cost wirebond packaging</li> <li>Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration</li> </ul>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# **Summary of Cyclone V Features**

## Table 2. Summary of Features for Cyclone V Devices

Feature	Description								
Technology	<ul><li>TSMC's 28-nm low-p</li><li>1.1 V core voltage</li></ul>	······································							
Packaging	<ul> <li>Wirebond low-halogen packages</li> <li>Multiple device densities with compatible package footprints for seamless migration between different device densities</li> <li>RoHS-compliant and leaded<sup>(1)</sup>options</li> </ul>								
High-performance FPGA fabric	Enhanced 8-input ALM w	Enhanced 8-input ALM with four registers							
Internal memory blocks	<ul> <li>Memory logic array b</li> </ul>								
Embedded Hard IP blocks	Variable-precision DSP	<ul> <li>Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block</li> <li>64-bit accumulator and cascade</li> <li>Embedded internal coefficient memory</li> <li>Preadder/subtractor for improved efficiency</li> </ul>							
	Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support								
	Embedded transceiver I/OPCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port								
Clock networks	, , , ,	l clock network d peripheral clock networks are not used can be powered down to reduce dynamic power							
Phase-locked loops (PLLs)	<ul><li> Precision clock synth</li><li> Integer mode and fra</li></ul>	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode							
FPGA General-purpose I/Os (GPIOs)	<ul> <li>875 megabits per second (Mbps) LVDS receiver and 840 Mbps LVDS transmitter</li> <li>400 MHz/800 Mbps external memory interface</li> <li>On-chip termination (OCT)</li> <li>3.3 V support with up to 16 mA drive strength</li> </ul>								
Low-power high-speed serial interface	<ul> <li>614 Mbps to 6.144 Gbps integrated transceiver speed</li> <li>Transmit pre-emphasis and receiver equalization</li> <li>Dynamic partial reconfiguration of individual channels</li> </ul>								
HPS (Cyclone V SE, SX, and ST devices only)	<ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul>								
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers							
		continued							

<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



Feature	Description
	<ul> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li> <li>FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller</li> <li>Arm CoreSight<sup>™</sup> JTAG debug access port, trace port, and on-chip trace storage</li> </ul>
Configuration	<ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced advanced encryption standard (AES) design security features</li> <li>CvP</li> <li>Dynamic reconfiguration of the FPGA</li> <li>Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options</li> <li>Internal scrubbing <sup>(2)</sup></li> <li>Partial reconfiguration <sup>(3)</sup></li> </ul>

# **Cyclone V Device Variants and Packages**

## Table 3. Device Variants for the Cyclone V Device Family

Variant	Description
Cyclone V E	Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications
Cyclone V GX	Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications
Cyclone V GT	The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications
Cyclone V SE	SoC with integrated Arm-based HPS
Cyclone V SX	SoC with integrated Arm-based HPS and 3.125 Gbps transceivers
Cyclone V ST	SoC with integrated Arm-based HPS and 6.144 Gbps transceivers

## Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

#### **Related Information**

#### Product Selector Guide

Provides the latest information about Intel products.

<sup>(2)</sup> The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

<sup>(3)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel<sup>®</sup> sales representatives.



## **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

## **Package Plan**

#### Table 5. Package Plan for Cyclone V E Devices

Member Code	M383 (13 mm)	M484 (15 mm)	U324 (15 mm)	F256 (17 mm)	U484 (19 mm)	F484 (23 mm)	F672 (27 mm)	F896 (31 mm)
	GPIO							
A2	223	-	176	128	224	224	-	_
A4	223	-	176	128	224	224	-	_
A5	175	-	_	_	224	240	-	_
A7	-	240	_	_	240	240	336	480
A9	-	-	-	_	240	224	336	480

## **Cyclone V GX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

## **Related Information**

Product Selector Guide


Provides the latest information about Intel products.



## **Available Options**

## Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



## **Maximum Resources**

## Table 6. Maximum Resource Counts for Cyclone V GX Devices

Resource			Member Code						
		C3	C4	C5	C7	C9			
Logic Elements	(LE) (K)	36	50	77	150	301			
ALM		13,460	18,860	29,080	56,480	113,560			
Register		53,840	75,440	116,320	225,920	454,240			
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200			
	MLAB	182	424	424	836	1,717			
Variable-precisio	on DSP Block	57	70	150	156	342			
18 x 18 Multiplie	er	114	140	300	312	684			
PLL	PLL		6	6	7	8			
3 Gbps Transceiver		3	6	6	9	12			
GPIO <sup>(4)</sup>		208	336	336	480	560			
		•	1	1	1	continued			

<sup>&</sup>lt;sup>(4)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus<sup>®</sup> Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code							
		C3	C4	C5	C7	С9			
LVDS	Transmitter	52	84	84	120	140			
	Receiver	52	84	84	120	140			
PCIe Hard IP Block		1	2	2	2	2			
Hard Memory Controller		1	2	2	2	2			

## **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

## Package Plan

## Table 7. Package Plan for Cyclone V GX Devices

Member Code	M301 (11 mm)		M383 (13 mm)		M484 (15 mm)		U324 (15 mm)		U484 (19 mm)	
	GPIO	XCVR								
C3	_	_	_	_	_	_	144	3	208	3
C4	129	4	175	6	_	_	_	-	224	6
C5	129	4	175	6	_	_	_	_	224	6
C7	—	—	—	—	240	3	—		240	6
C9	_	_	_	_	_	_	_		240	5

Member Code	F484 (23 mm)				F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	208	3	_	_	_	_	_	-
C4	240	6	336	6	_	_	_	-
C5	240	6	336	6	_	_	_	-
C7	240	6	336	9	480	9	_	-
C9	224	6	336	9	480	12	560	12

## **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

## Product Selector Guide

Provides the latest information about Intel products.



Resource		Member Code					
		D5	D7	D9			
	Receiver	84	120	140			
PCIe Hard IP Block		2	2	2			
Hard Memory Controller		2	2	2			

## **Related Information**

## True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

## Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	M3 (11 )		M383 (13 mm)		M484 (15 mm)		U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	—	—	—	_	—		240	5

Member Code	F4 (23 i		F672 (27 mm)		F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 ( <del>6</del> )	480	9 ( <del>6</del> )	—	—
D9	224	6	336	9 ( <del>6</del> )	480	12 (7)	560	12 (7)

## **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.





## **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### **Related Information**

#### Product Selector Guide


Provides the latest information about Intel products.

## **Available Options**

## Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



## **Maximum Resources**

## Table 12. Maximum Resource Counts for Cyclone V SX Devices

Resource			Member Code				
		C2	C4	C5	C6		
Logic Elements (LE) (K)		25	40	85	110		
ALM		9,430	15,880	32,070	41,910		
Register		37,736	60,376	128,300	166,036		
Memory (Kb)	M10K	1,400	2,700	3,970	5,570		
	MLAB	138	231	480	621		
Variable-precision D	SP Block	36	84	87	112		
18 x 18 Multiplier		72	168	174	224		
FPGA PLL		5	5	6	6		
			•		continued.		



Resource		Member Code					
		C2	C4	C5	C6		
HPS PLL		3	3	3	3		
3 Gbps Transce	iver	6	6	9	9		
FPGA GPIO <sup>(8)</sup>		145	145	288	288		
HPS I/O		181	181	181	181		
LVDS	Transmitter	32	32	72	72		
	Receiver	37	37	72	72		
PCIe Hard IP Bl	lock	2	2	2 <sup>(9)</sup>	2 (9)		
FPGA Hard Memory Controller		1	1	1	1		
HPS Hard Memory Controller		1	1	1	1		
Arm Cortex-A9	MPCore Processor	Dual-core	Dual-core	Dual-core	Dual-core		

## **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

## **Package Plan**

## Table 13.Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U672 (23 mm)			F896 (31 mm)		
	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR
C2	145	181	6	_	_	_
C4	145	181	6	_	_	_
C5	145	181	6	288	181	9
C6	145	181	6	288	181	9

## **Cyclone V ST**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(9)</sup> 1 PCIe Hard IP Block in U672 package.



Resource		Member Code		
		D5	D6	
	Receiver	72	72	
PCIe Hard IP Block		2	2	
FPGA Hard Memory Controller		1	1	
HPS Hard Memory Controller		1	1	
Arm Cortex-A9 MPCore Processor		Dual-core	Dual-core	

#### **Related Information**

# True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

## Table 15. Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPSspecific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	F896 (31 mm)					
	FPGA GPIO	HPS I/O	XCVR			
D5	288	181	9 (11)			
D6	288	181	9 (11)			

## **Related Information**


6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(11)</sup> If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



#### Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### **Related Information**

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

## **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



	Member	M1	ОК	ML	AB	- Total RAM Bit
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V GT	D5	446	4,460	679	424	4,884
	D7	686	6,860	1338	836	7,696
	D9	1,220	12,200	2748	1,717	13,917
Cyclone V SE	A2	140	1,400	221	138	1,538
	A4	270	2,700	370	231	2,460
	A5	397	3,970	768	480	4,450
	A6	553	5,530	994	621	6,151
Cyclone V SX	C2	140	1,400	221	138	1,538
	C4	270	2,700	370	231	2,460
	C5	397	3,970	768	480	4,450
	C6	553	5,530	994	621	6,151
Cyclone V ST	D5	397	3,970	768	480	4,450
	D6	553	5,530	994	621	6,151

# **Embedded Memory Configurations**

## Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
M10K	256	x40 or x32
	512	x20 or x16
	1К	x10 or x8
	2К	x5 or x4
	4К	x2
	8К	×1

## **Clock Networks and PLL Clock Sources**


550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

*Note:* To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



### Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



## **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

#### Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability
Backplane support	Driving capability up to 6.144 Gbps
PLL-based clock recovery	Superior jitter tolerance
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps
Input reference clock range	20 MHz to 400 MHz
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels



## **PCS Features**

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO<sup>®</sup> (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

Table 23.	<b>Transceiver PCS</b>	Features for C	vclone V Devices
		i cutui co i ci c	

PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
3-Gbps and 6-Gbps Basic	0.614 to 6.144	<ul> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Transmitter bit-slip</li> </ul>	<ul> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate-match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer</li> <li>Byte ordering</li> <li>Receiver phase compensation FIFO</li> </ul>
PCIe Gen1 (x1, x2, x4)	2.5 and 5.0	<ul> <li>Dedicated PCIe PHY IP core</li> <li>PIPE 2.0 interface to the core</li> </ul>	<ul> <li>Dedicated PCIe PHY IP core</li> <li>PIPE 2.0 interface to the core logic</li> </ul>
PCIe Gen2 ( x1, x2, x4) <sup>(12)</sup>		logic	logic
GbE	1.25	<ul> <li>Custom PHY IP core with preset feature</li> <li>GbE transmitter synchronization state machine</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> <li>GbE receiver synchronization state machine</li> </ul>
XAUI (13)	3.125	Dedicated XAUI PHY IP core	Dedicated XAUI PHY IP core
HiGig	3.75	XAUI synchronization state machine for bonding four channels	XAUI synchronization state machine for realigning four channels
SRIO 1.3 and 2.1	1.25 to 3.125	<ul> <li>Custom PHY IP core with preset feature</li> <li>SRIO version 2.1-compliant x2 and x4 channel bonding</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> <li>SRIO version 2.1-compliant x2 and x4 deskew state machine</li> </ul>
SDI, SD/HD, and 3G-SDI	0.27 <sup>(14)</sup> , 1.485, and 2.97	Custom PHY IP core with preset feature	Custom PHY IP core with preset feature
JESD204A	0.3125 <sup>(15)</sup> to 3.125		
	•	•	continued

<sup>&</sup>lt;sup>(12)</sup> PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

- <sup>(13)</sup> XAUI is supported through the soft PCS.
- $^{(14)}$  The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.
- <sup>(15)</sup> The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



## **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

# **Document Revision History for Cyclone V Device Overview**

Document Version	Changes
2018.05.07	<ul> <li>Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams.</li> <li>Rebranded as Intel.</li> </ul>

Date	Version	Changes
December 2017	2017.12.18	Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.
June 2016	2016.06.10	Updated Cyclone V GT speed grade to $-7$ in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.
December 2015	2015.12.21	<ul> <li>Added descriptions to package plan tables for Cyclone V GT and ST devices.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
June 2015	2015.06.12	<ul> <li>Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.</li> <li>Updated logic elements (LE) (K) for the following devices: <ul> <li>Cyclone V E A7: Updated from 149.5 to 150</li> <li>Cyclone V GX C3: Updated from 149.7 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> </ul> </li> <li>Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: <ul> <li>Cyclone V GX C3: Updated from 291 to 182</li> <li>Cyclone V GX C4: Updated from 678 to 424</li> <li>Cyclone V GX C7: Updated from 1,338 to 836</li> <li>Cyclone V GX C9: Updated from 1,717</li> </ul> </li> </ul>
	1	continued



Date	Version	Changes
		<ul> <li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 472 to 678</li> <li>Cyclone V GX C5: Updated from 679 to 678</li> </ul>
March 2015	2015.03.31	<ul> <li>Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.</li> <li>Added optional suffix "SC: Internal scrubbing support" to the following diagrams: <ul> <li>Sample Ordering Code and Available Options for Cyclone V E Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V GX Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> </ul> </li> </ul>
January 2015	2015.01.23	<ul> <li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:         <ul> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.</li> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 x 18 multiplier: Updated from 102 to 114</li> </ul> </li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 x 9 Multiplier: Updated from 102 to 114</li> </ul> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>18 x 18 Multiplier: Updated from 102 to 114</li> </ul> <li>Updated Rumory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li> <li>MLAB Block: Updated from 255 to 291</li> <li>MLAB RAM bit (Kb): Updated from 1,349 to 1,531</li> </ul>
October 2014	2014.10.06	Added a footnote to the "Transceiver PCS Features for Cyclone V Devices"
		table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices. continued



Cyclone V SE and SX devices.           December 2013         2013.12.26         Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 Mitz from 800 Mitz.           Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.         Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os. In the Maximum Resources Counts table for Cyclone V E and SE.           Added leaded package options.         Removed the note "The number of PLLs includes guerant.           Updated Timbedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.         Addeel deaded package options.           Removed the note "The number of PLLs includes gueran-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.         Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 14 to 10.           Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 15 to 18.         Corrected VAS transmitter for Cyclone V SE devices from 15 to 152.           Corrected VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32.         Corrected VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32.           Corrected VADI is supported through the soft PCS in the PCS features for Cyclone V SE A2 and A4 as well as SX.         Addeel deader IP cyclone V SE A2 and A4 as well as SX.	Date	Version	Changes
MHz from 800 MHz.         Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.         Removed the note "The number of GPI05 does not include transceiver I/Os. In the Quartus II software, the number of user /Os includes transceiver I/Os. The GPI05 in the Maximum Resource Counts table for Cyclone V E and SE.         • Added limk to Altera Product Selector for each device variant.       • Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCI2 and 2 hard memory controllers.         • Added leaded package options.       • Removed the note. "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.         • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS device from 14 to 120.       • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS device from 14 to 10 10.         • Corrected 18 x 18 multiplier or Cyclone V SE devices from 116 to 168.       • Corrected 18 x 18 multiplier or Cyclone V SE devices from 116 to 168.         • Corrected 1VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.       • Corrected 1VDS reavier for Cyclone V SE devices ordering cod from 4 to 5.         • Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for vollege 1.35V.       • Added inko XHuri's Exchanal Memory Spec Estimator tool to the topics listing the external Memory Spec Estimator.         • Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 30	July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> <li>Added links to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of cyclone V adding 'F : 4'.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated the GPI0 count to '129' for the M33 for the Cyclone V GX 64 device</li> </ul>	December 2013	2013.12.26	<ul> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit</li> </ul>
<ul> <li>May 2013</li> <li>2013.05.06</li> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated the m301 and M383 packages from the Cyclone V GX C4 device</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V</li> </ul>			<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.	May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'.</li> <li>Updated the package plan with M383 for the Cyclone V E device.</li> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>



GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	Date	Version	Changes
and A6, SX C4 and C6, ST D6 devices.         Updated PFCA PLL for Maximum Resource Counts for Cyclone V SE A2, SX (2, devices).         Removed 33 x 36' from the Variable-Precision DSP Block.         Updated Mariable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         Updated Figure 7 which shows the 1/0 vertical migration table.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Capability in Cable 22 of Backplane support to 76.144 Gbps'.         Updated the Capability in Table 22 of Backplane support to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the GPIC ondurts for the MBGA packages.         Updated the GPIC onducts for the MBGA packages.         Updated the QPIC counts for the MBGA packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table for vertical migration of the U484 packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Up			and A6.
C2, devices.       • Removed '3s x 35' from the Variable-Precision DSP Block.         • Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         • Updated Her HPS 1/O counts for Cyclone V SX C4 device.         • Updated Figure 7 which shows the 1/O vertical migration table.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 device.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 and A6, SX C4 and C6, ST D6 devices.         • Removed 'Counter reconfiguration' from the PLL Features.         • Updated Cbps.         • Removed 'Distributed Memory' symbol.         • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         • Updated the Capability in Table 23 of 3 Gbps to '6 Gbps 2.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         • Updated the GPIO counts for the MBGA packages.         • Updated the GPIO counts for the MBGA packages.         • Updated the Vertical migration table for vertical migration of the U484 packages.         • Updated the Vertical migration table for vertical migration the U484 packages.			and A6, SX C4 and C6, ST D6 devices.
Image: Second			
Maximum Resource Counts for Cyclone V SE, SX, and ST device.         Updated Figure 7 which shows the I/O vertical migration table.         Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A and A6, SX C4 and C6, ST D6 devices.         Removed Counter reconfiguration if nor the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6,144 Gbps.         Removed Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the POI ond transceiver counts for the MBGA packages.         Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO ounts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO counts for the U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.      <			<ul> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> </ul>
•Updated Figure 7 which shows the L/O vertical migration table.•Updated Table 17 for Cyclone V SX C4 device.•Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D5 devices.•Removed 'Counter reconfiguration' from the PLL Features.•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated the CAsability in Table 23 form 5 Gbps to '6 Gbps'.•Updated the PData Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to for 144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the GPIC counts for the MBGA packages.•Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT 09 devices.•Updated the Wertical migration table for vertical migration of the U484 packages.•Updated the WHGA packages and additional U484 packages for Cyclone V E GX, and GT.•Added ardering code for five-transceiver devices for Cyclone V E GX, and GT.•Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••••••••••••••••••••••			
•       Updated Table 17 for CyClone V SX C4 device.         •       Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST b6 devices.         •       Removed 'Counter reconfiguration' from the PLL Features.         •       Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         •       Removed 'Distributed Memory' symbol.         •       Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         •       Updated the PCS Support in Table 23 for 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         •       Updated the pric counts for the MBGA packages.         •       Updated the GPIO counts for the MBGA packages.         •       Updated the GPIO counts for the MBGA packages.         •       Updated the WHGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT.         •       Updated the WHGA packages and additional U484 packages for Cyclone V E GX, and GT.         •       Updated the WHGA packages and additional U484 packages for Cy			<ul> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> </ul>
Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of S Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD devices.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated diformation on maximum transceiver controller.Removed DDR3U support.Updated diformation on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the pate.Updated the Stabe down maximum transceiver channel usage restrictions for PC			
SE A4 and A6, SX C4 and C6, ST D6 devices.         Removed 'Counter reconfiguration' from the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the D2R states (Gbps) in Table 23 for 5 Gbps to '6 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the tota Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the 20 ond transceiver counts for the MBGA packages.         Updated the GPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT. <td< td=""><td></td><td></td><td></td></td<>			
•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated the Capability in Table 22 of Rackplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.•Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the pin counts for the MBGA packages.•Updated the GPIO counts for the MBGA packages.•Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.•Updated the WHAB supported programmable widths at 32 bits depth.November 20122012.11.192012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT D9 devices.•Updated the vertical migration table for vertical migration of the U484 packages.•Updated the wertical migration table for vertical migration of the U484 packages.•Updated the vertical migration table to add MBGA packages for Cyclone V E GX, and GT.•Added orewing code for five-transceiver devices for Cyclone V GT and ST.•Updated the vertical migration table to add MBGA packages.•Updated the vertical migration of HPS memory controller.•Removed DDR3U support.•Updated the orther on add maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter complian			
6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the CApability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the VBBA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD         Vpdated the Vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Updated the Vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table t			-
•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • • Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. • • Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. 			
Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX 			Removed 'Distributed Memory' symbol.
6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Added performance information.			
• Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         • Updated the GPIO contrs for the MBGA packages.         • Updated the GPIO contrs for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         • Updated the vertical migration table for vertical migration of the U484 packages.         • Updated the MLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.         • Updated Cyclone V ST speed grade information.         • Added order on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         • Updated template.         July 2012       2.1         Added once on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         • Updated templ			
'6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO and transceiver counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the WIAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated Cyclone V ST speed grade information.         Added performance information for HPS memory controller.         Removed DDR3U support.         Updated template.         July 2012       2.1         Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added table 1, Table 3, Table 16, Table 19, and Table 20.         Updated the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added table 1, Table 3, Table 16, Table 7, Ta			
• Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28       • Updated the pin counts for the MBGA packages.         • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.       • Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         November 2012       2012.11.19       • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.       • Updated the vertical migration table to add MBGA packages.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.       • Updated the vertical migration table to add MBGA packages.         • Added information for HPS memory controller.       • Removed DDR3U support.       • Updated Cyclone V ST speed grade information.         • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.       • Updated template.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 9, Table 9, Table 9, Table 9, Tab			'6.144 Gbps'.
for support of the feature.         December 2012       2012.12.28       Updated the pin counts for the MBGA packages.         Updated the GPIO and transceiver counts for the MBGA packages.       Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.       Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.       Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.       Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       2.0       Restructured the document.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       2.0       Restructured the			
• Updated the GPIO and transceiver counts for the MBGA packages. • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. • Updated the vertical migration table for vertical migration of the U484 packages. • Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and ST. • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. 			
Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the WLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Copacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			C9, and GT D9 devices.
November 2012       2012.11.19 <ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
GX, and GT.       Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated the vertical migration table to add MBGA packages.         Added performance information for HPS memory controller.         Removed DDR3U support.         Updated Cyclone V ST speed grade information.         Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			Updated the MLAB supported programmable widths at 32 bits depth.
<ul> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> </ul>
<ul> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
<ul> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Updated the vertical migration table to add MBGA packages.</li> </ul>
<ul> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Added performance information for HPS memory controller.</li> </ul>
<ul> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.
July 2012       2.1       Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			•
<ul> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
<ul> <li>Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	June 2012	2.0	
<ul> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			



Date	Version	Changes
		<ul> <li>Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.</li> <li>Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.</li> <li>Text edits throughout the document.</li> </ul>
February 2012	1.2	<ul> <li>Updated Table 1–2, Table 1–3, and Table 1–6.</li> <li>Updated "Cyclone V Family Plan" on page 1–4 and "Clock Networks and PLL Clock Sources" on page 1–15.</li> <li>Updated Figure 1–1 and Figure 1–6.</li> </ul>
November 2011	1.1	<ul> <li>Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–5, and Table 1–6.</li> <li>Updated Figure 1–4, Figure 1–5, Figure 1–6, Figure 1–7, and Figure 1–8.</li> <li>Updated "System Peripherals" on page 1–18, "HPS-FPGA AXI Bridges" on page 1–19, "HPS SDRAM Controller Subsystem" on page 1–19, "FPGA Configuration and Processor Booting" on page 1–19, and "Hardware and Software Development" on page 1–20.</li> <li>Minor text edits.</li> </ul>
October 2011	1.0	Initial release.