



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 29080  |
| Number of Logic Elements/Cells | 77000  |
| Total RAM Bits                 | 5001216  |
| Number of I/O                  | 224  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 484-FBGA   |
| Supplier Device Package        | 484-UBGA (19x19)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5cgtfd5c5u19c7n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Cyclone V Device Overview**

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues

Lists the planned updates to the Cyclone V Device Handbook chapters.

# **Key Advantages of Cyclone V Devices**

Table 1. Key Advantages of the Cyclone V Device Family

| Advantage   | Supporting Feature   |
|---|--|
| Lower power consumption   | Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks     Up to 40% lower power consumption than the previous generation device  |
| Improved logic integration and differentiation capabilities                         | 8-input adaptive logic module (ALM)     Up to 13.59 megabits (Mb) of embedded memory     Variable-precision digital signal processing (DSP) blocks   |
| Increased bandwidth capacity  | 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers     Hard memory controllers   |
| Hard processor system (HPS)<br>with integrated Arm* Cortex*-A9<br>MPCore* processor | <ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul> |
| Lowest system cost  | Requires only two core voltages to operate  Available in low-cost wirebond packaging  Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration  |



# **Summary of Cyclone V Features**

**Summary of Features for Cyclone V Devices** Table 2.

| Feature   | Description  |  |  |  |  |  |  |
|---|--|--|--|--|--|--|--|
| Technology  | TSMC's 28-nm low-p 1.1 V core voltage  | ,  |  |  |  |  |  |
| Packaging   | Multiple device densi<br>different device densi  | Multiple device densities with compatible package footprints for seamless migration between different device densities             |  |  |  |  |  |
| High-performance<br>FPGA fabric                   | Enhanced 8-input ALM v   | vith four registers  |  |  |  |  |  |
| Internal memory<br>blocks                         | •  | (b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory |  |  |  |  |  |
| Embedded Hard IP<br>blocks                        | Variable-precision DSP  • Native support for up to three signal processing precision lev (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the s variable-precision DSP block  • 64-bit accumulator and cascade  • Embedded internal coefficient memory  • Preadder/subtractor for improved efficiency  |  |  |  |  |  |  |
|   | Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support  |  |  |  |  |  |  |
|   | Embedded transceiver I/O PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port  |  |  |  |  |  |  |
| Clock networks                                    |  | ol clock network<br>d peripheral clock networks<br>are not used can be powered down to reduce dynamic power                        |  |  |  |  |  |
| Phase-locked loops<br>(PLLs)                      | <ul><li>Precision clock synth</li><li>Integer mode and from</li></ul>  | esis, clock delay compensation, and zero delay buffering (ZDB) actional mode   |  |  |  |  |  |
| FPGA General-purpose<br>I/Os (GPIOs)              | 400 MHz/800 Mbps 6     On-chip termination   | cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter<br>external memory interface<br>(OCT)<br>p to 16 mA drive strength         |  |  |  |  |  |
| Low-power high-speed serial interface             | Transmit pre-emphase   | Sbps integrated transceiver speed sis and receiver equalization infiguration of individual channels                                |  |  |  |  |  |
| HPS<br>(Cyclone V SE, SX,<br>and ST devices only) | <ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul> |  |  |  |  |  |  |
|   |  | -general-purpose timers, watchdog timers, direct memory access (DMA)<br>iguration manager, and clock and reset managers<br>ot ROM  |  |  |  |  |  |
|   | ·  | continued  |  |  |  |  |  |

<sup>(1)</sup> Contact Intel for availability.



| Feature       | Description   |
|---------------|---|
|               | <ul> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li> <li>FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller</li> <li>Arm CoreSight™ JTAG debug access port, trace port, and on-chip trace storage</li> </ul>                    |
| Configuration | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced advanced encryption standard (AES) design security features</li> <li>CvP</li> <li>Dynamic reconfiguration of the FPGA</li> <li>Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options</li> <li>Internal scrubbing (2)</li> <li>Partial reconfiguration (3)</li> </ul> |

# **Cyclone V Device Variants and Packages**

Table 3. Device Variants for the Cyclone V Device Family

| Variant      | Description  |
|--------------|--|
| Cyclone V E  | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications              |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications                 |
| Cyclone V SE | SoC with integrated Arm-based HPS  |
| Cyclone V SX | SoC with integrated Arm-based HPS and 3.125 Gbps transceivers  |
| Cyclone V ST | SoC with integrated Arm-based HPS and 6.144 Gbps transceivers  |

# Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

#### **Related Information**

Product Selector Guide

Provides the latest information about Intel products.

<sup>(2)</sup> The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.


<sup>(3)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel® sales representatives.



# **Available Options**

### Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



**Table 4.** Maximum Resource Counts for Cyclone V E Devices


| Resource         |              |        |        | Member Code |         |         |
|------------------|--------------|--------|--------|-------------|---------|---------|
|                  |              | A2     | A4     | A5          | A7      | А9      |
| Logic Elements   | (LE) (K)     | 25     | 49     | 77          | 150     | 301     |
| ALM              |              | 9,430  | 18,480 | 29,080      | 56,480  | 113,560 |
| Register         |              | 37,736 | 73,920 | 116,320     | 225,920 | 454,240 |
| Memory (Kb)      | M10K         | 1,760  | 3,080  | 4,460       | 6,860   | 12,200  |
|                  | MLAB         | 196    | 303    | 424         | 836     | 1,717   |
| Variable-precisi | on DSP Block | 25     | 66     | 150         | 156     | 342     |
| 18 x 18 Multipli | er           | 50     | 132    | 300         | 312     | 684     |
| PLL              |              | 4      | 4      | 6           | 7       | 8       |
| GPIO             |              | 224    | 224    | 240         | 480     | 480     |
| LVDS             | Transmitter  | 56     | 56     | 60          | 120     | 120     |
|                  | Receiver     | 56     | 56     | 60          | 120     | 120     |
| Hard Memory C    | ontroller    | 1      | 1      | 2           | 2       | 2       |



# **Available Options**

### Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



**Table 6.** Maximum Resource Counts for Cyclone V GX Devices

| Resource            |             |        | Member Code |           |           |           |  |  |  |
|---------------------|-------------|--------|-------------|-----------|-----------|-----------|--|--|--|
|                     |             | С3     | C4          | <b>C5</b> | <b>C7</b> | С9        |  |  |  |
| Logic Elements (    | (LE) (K)    | 36     | 50          | 77        | 150       | 301       |  |  |  |
| ALM                 |             | 13,460 | 18,860      | 29,080    | 56,480    | 113,560   |  |  |  |
| Register            |             | 53,840 | 75,440      | 116,320   | 225,920   | 454,240   |  |  |  |
| Memory (Kb)         | M10K        | 1,350  | 2,500       | 4,460     | 6,860     | 12,200    |  |  |  |
|                     | MLAB        | 182    | 424         | 424       | 836       | 1,717     |  |  |  |
| Variable-precision  | n DSP Block | 57     | 70          | 150       | 156       | 342       |  |  |  |
| 18 x 18 Multiplie   | er          | 114    | 140         | 300       | 312       | 684       |  |  |  |
| PLL                 |             | 4      | 6           | 6         | 7         | 8         |  |  |  |
| 3 Gbps Transceiver  |             | 3      | 6           | 6         | 9         | 12        |  |  |  |
| GPIO <sup>(4)</sup> |             | 208    | 336         | 336       | 480       | 560       |  |  |  |
|                     |             |        |             |           |           | continued |  |  |  |

<sup>(4)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus® Prime software, the number of user I/Os includes transceiver I/Os.



| Resource               |             | Member Code |    |           |     |           |  |  |
|------------------------|-------------|-------------|----|-----------|-----|-----------|--|--|
|                        |             | С3          | C4 | <b>C5</b> | С7  | <b>C9</b> |  |  |
| LVDS                   | Transmitter | 52          | 84 | 84        | 120 | 140       |  |  |
|                        | Receiver    | 52          | 84 | 84        | 120 | 140       |  |  |
| PCIe Hard IP Block     |             | 1           | 2  | 2         | 2   | 2         |  |  |
| Hard Memory Controller |             | 1           | 2  | 2         | 2   | 2         |  |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

**Table 7.** Package Plan for Cyclone V GX Devices

| Member<br>Code | M3<br>(11) | 801<br>mm) | M3<br>(13 i |      | M4<br>(15 |      | U3<br>(15 |      | U4<br>(19 i |      |
|----------------|------------|------------|-------------|------|-----------|------|-----------|------|-------------|------|
|                | GPIO       | XCVR       | GPIO        | XCVR | GPIO      | XCVR | GPIO      | XCVR | GPIO        | XCVR |
| C3             | _          | _          | _           | _    | _         | _    | 144       | 3    | 208         | 3    |
| C4             | 129        | 4          | 175         | 6    | _         | _    | _         | _    | 224         | 6    |
| C5             | 129        | 4          | 175         | 6    | _         | _    | _         | _    | 224         | 6    |
| C7             | _          | _          | _           | _    | 240       | 3    | _         | _    | 240         | 6    |
| C9             | _          | _          | _           | _    | _         | _    | _         | _    | 240         | 5    |

| Member<br>Code | F4<br>(23 i |      |      | F672 F896 F1152<br>7 mm) (31 mm) (35 mm) |      |      |      |      |
|----------------|-------------|------|------|--|------|------|------|------|
|                | GPIO        | XCVR | GPIO | XCVR                                     | GPIO | XCVR | GPIO | XCVR |
| C3             | 208         | 3    | _    | _  | _    | _    | _    | _    |
| C4             | 240         | 6    | 336  | 6  | _    | _    | _    | _    |
| C5             | 240         | 6    | 336  | 6  | _    | _    | _    | _    |
| C7             | 240         | 6    | 336  | 9  | 480  | 9    | _    | _    |
| С9             | 224         | 6    | 336  | 9  | 480  | 12   | 560  | 12   |

# **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**


Product Selector Guide

Provides the latest information about Intel products.



# **Available Options**

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



**Table 8.** Maximum Resource Counts for Cyclone V GT Devices

| Resource              |             |         | Member Code |           |  |  |  |
|-----------------------|-------------|---------|-------------|-----------|--|--|--|
|                       |             | D5      | D7          | D9        |  |  |  |
| Logic Elements (LE) ( | K)          | 77      | 150         | 301       |  |  |  |
| ALM                   |             | 29,080  | 56,480      | 113,560   |  |  |  |
| Register              |             | 116,320 | 225,920     | 454,240   |  |  |  |
| Memory (Kb)           | M10K        | 4,460   | 6,860       | 12,200    |  |  |  |
|                       | MLAB        | 424     | 836         | 1,717     |  |  |  |
| Variable-precision DS | P Block     | 150     | 156         | 342       |  |  |  |
| 18 x 18 Multiplier    |             | 300     | 312         | 684       |  |  |  |
| PLL                   |             | 6       | 7           | 8         |  |  |  |
| 6 Gbps Transceiver    |             | 6       | 9           | 12        |  |  |  |
| GPIO <sup>(5)</sup>   |             | 336     | 480         | 560       |  |  |  |
| LVDS                  | Transmitter | 84      | 120         | 140       |  |  |  |
|                       | ,           | •       |             | continued |  |  |  |

<sup>(5)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource               |          | Member Code |     |     |  |  |
|------------------------|----------|-------------|-----|-----|--|--|
|                        |          | D5          | D7  | D9  |  |  |
|                        | Receiver | 84          | 120 | 140 |  |  |
| PCIe Hard IP Block     |          | 2           | 2   | 2   |  |  |
| Hard Memory Controller |          | 2           | 2   | 2   |  |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

### **Table 9.** Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member<br>Code | M3<br>(11 i |      | M3<br>(13 i |      | M4<br>(15 i |      | U4:<br>(19 r |      |
|----------------|-------------|------|-------------|------|-------------|------|--------------|------|
|                | GPIO        | XCVR | GPIO        | XCVR | GPIO        | XCVR | GPIO         | XCVR |
| D5             | 129         | 4    | 175         | 6    | _           | _    | 224          | 6    |
| D7             | _           | _    | _           | _    | 240         | 3    | 240          | 6    |
| D9             | _           | _    | _           | _    | _           | _    | 240          | 5    |

| Member<br>Code | F48<br>(23 I |      | F6<br>(27 I |       | F8<br>(31 : |                   | F11<br>(35 i |                   |
|----------------|--------------|------|-------------|-------|-------------|-------------------|--------------|-------------------|
|                | GPIO         | XCVR | GPIO        | XCVR  | GPIO        | XCVR              | GPIO         | XCVR              |
| D5             | 240          | 6    | 336         | 6     | _           | _                 | _            | _                 |
| D7             | 240          | 6    | 336         | 9 (6) | 480         | 9 (6)             | _            | _                 |
| D9             | 224          | 6    | 336         | 9 (6) | 480         | 12 <sup>(7)</sup> | 560          | 12 <sup>(7)</sup> |

### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>&</sup>lt;sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



# **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### **Product Selector Guide**


Provides the latest information about Intel products.

### **Available Options**

### Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



**Table 12.** Maximum Resource Counts for Cyclone V SX Devices

| Resource             |           | Member Code |        |         |           |  |  |
|----------------------|-----------|-------------|--------|---------|-----------|--|--|
|                      |           | C2          | C4     | C5      | C6        |  |  |
| Logic Elements (LE   | ) (K)     | 25          | 40     | 85      | 110       |  |  |
| ALM                  |           | 9,430       | 15,880 | 32,070  | 41,910    |  |  |
| Register             |           | 37,736      | 60,376 | 128,300 | 166,036   |  |  |
| Memory (Kb)          | M10K      | 1,400       | 2,700  | 3,970   | 5,570     |  |  |
|                      | MLAB      | 138         | 231    | 480     | 621       |  |  |
| Variable-precision [ | DSP Block | 36          | 84     | 87      | 112       |  |  |
| 18 x 18 Multiplier   |           | 72          | 168    | 174     | 224       |  |  |
| FPGA PLL             |           | 5           | 5      | 6       | 6         |  |  |
|                      |           |             |        |         | continued |  |  |



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example   | Multiplier Size (Bit)       | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications        | Three 9 x 9                 | 1                  |
| Medium precision fixed point in FIR filters             | Two 18 x 18                 | 1                  |
| FIR filters and general DSP usage                       | Two 18 x 18 with accumulate | 1                  |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1                  |

You can configure each DSP block during compilation as independent three 9  $\times$  9, two 18  $\times$  18, or one 27  $\times$  27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

**Table 17.** Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant      | Member<br>Code | Variable-<br>precision<br>DSP Block |                     | Independent Input and Output<br>Multiplications Operator |                       |            | 18 x 18<br>Multiplier<br>Adder |
|--------------|----------------|-------------------------------------|---------------------|--|-----------------------|------------|--------------------------------|
|              |                | DSP Block                           | 9 x 9<br>Multiplier | 18 x 18<br>Multiplier                                    | 27 x 27<br>Multiplier | Adder Mode | Summed<br>with 36 bit<br>Input |
| Cyclone V E  | A2             | 25                                  | 75                  | 50   | 25                    | 25         | 25                             |
|              | A4             | 66                                  | 198                 | 132  | 66                    | 66         | 66                             |
|              | A5             | 150                                 | 450                 | 300  | 150                   | 150        | 150                            |
|              | A7             | 156                                 | 468                 | 312  | 156                   | 156        | 156                            |
|              | A9             | 342                                 | 1,026               | 684  | 342                   | 342        | 342                            |
| Cyclone V    | C3             | 57                                  | 171                 | 114  | 57                    | 57         | 57                             |
| GX           | C4             | 70                                  | 210                 | 140  | 70                    | 70         | 70                             |
|              | C5             | 150                                 | 450                 | 300  | 150                   | 150        | 150                            |
|              | C7             | 156                                 | 468                 | 312  | 156                   | 156        | 156                            |
|              | C9             | 342                                 | 1,026               | 684  | 342                   | 342        | 342                            |
| Cyclone V GT | D5             | 150                                 | 450                 | 300  | 150                   | 150        | 150                            |
|              | D7             | 156                                 | 468                 | 312  | 156                   | 156        | 156                            |
|              | D9             | 342                                 | 1,026               | 684  | 342                   | 342        | 342                            |
| Cyclone V SE | A2             | 36                                  | 108                 | 72   | 36                    | 36         | 36                             |
|              | A4             | 84                                  | 252                 | 168  | 84                    | 84         | 84                             |
|              | A5             | 87                                  | 261                 | 174  | 87                    | 87         | 87                             |
|              | A6             | 112                                 | 336                 | 224  | 112                   | 112        | 112                            |
| Cyclone V SX | C2             | 36                                  | 108                 | 72   | 36                    | 36         | 36                             |
|              | C4             | 84                                  | 252                 | 168  | 84                    | 84         | 84                             |
|              | C5             | 87                                  | 261                 | 174  | 87                    | 87         | 87                             |
|              |                |                                     |                     |  |                       |            | continued                      |



| Variant      | Member<br>Code | Variable-<br>precision |                     | dent Input and plications Ope | 18 x 18<br>Multiplier | 18 x 18<br>Multiplier |   |
|--------------|----------------|------------------------|---------------------|-------------------------------|-----------------------|-----------------------|---|
|              |                | DSP Block              | 9 x 9<br>Multiplier | 18 x 18<br>Multiplier         | 27 x 27<br>Multiplier | Adder Mode            | Adder<br>Summed<br>with 36 bit<br>Input |
|              | C6             | 112                    | 336                 | 224                           | 112                   | 112                   | 112                                     |
| Cyclone V ST | D5             | 87                     | 261                 | 174                           | 87                    | 87                    | 87                                      |
|              | D6             | 112                    | 336                 | 224                           | 112                   | 112                   | 112                                     |

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

# **Types of Embedded Memory**

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Cyclone V Devices**

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

|              | Member | M1    | ОК           | ML    | Total RAM Bit |           |
|--------------|--------|-------|--------------|-------|---------------|-----------|
| Variant      | Code   | Block | RAM Bit (Kb) | Block | RAM Bit (Kb)  | (Kb)      |
| Cyclone V E  | A2     | 176   | 1,760        | 314   | 196           | 1,956     |
|              | A4     | 308   | 3,080        | 485   | 303           | 3,383     |
|              | A5     | 446   | 4,460        | 679   | 424           | 4,884     |
|              | A7     | 686   | 6,860        | 1338  | 836           | 7,696     |
|              | A9     | 1,220 | 12,200       | 2748  | 1,717         | 13,917    |
| Cyclone V GX | C3     | 135   | 1,350        | 291   | 182           | 1,532     |
|              | C4     | 250   | 2,500        | 678   | 424           | 2,924     |
|              | C5     | 446   | 4,460        | 678   | 424           | 4,884     |
|              | C7     | 686   | 6,860        | 1338  | 836           | 7,696     |
|              | C9     | 1,220 | 12,200       | 2748  | 1,717         | 13,917    |
|              |        |       |              |       |               | continued |



|              | Member | M1    | .0К          | ML    | .AB          | Total RAM Bit |
|--------------|--------|-------|--------------|-------|--------------|---------------|
| Variant      | Code   | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | (Kb)          |
| Cyclone V GT | D5     | 446   | 4,460        | 679   | 424          | 4,884         |
|              | D7     | 686   | 6,860        | 1338  | 836          | 7,696         |
|              | D9     | 1,220 | 12,200       | 2748  | 1,717        | 13,917        |
| Cyclone V SE | A2     | 140   | 1,400        | 221   | 138          | 1,538         |
|              | A4     | 270   | 2,700        | 370   | 231          | 2,460         |
|              | A5     | 397   | 3,970        | 768   | 480          | 4,450         |
|              | A6     | 553   | 5,530        | 994   | 621          | 6,151         |
| Cyclone V SX | C2     | 140   | 1,400        | 221   | 138          | 1,538         |
|              | C4     | 270   | 2,700        | 370   | 231          | 2,460         |
|              | C5     | 397   | 3,970        | 768   | 480          | 4,450         |
|              | C6     | 553   | 5,530        | 994   | 621          | 6,151         |
| Cyclone V ST | D5     | 397   | 3,970        | 768   | 480          | 4,450         |
|              | D6     | 553   | 5,530        | 994   | 621          | 6,151         |

# **Embedded Memory Configurations**

#### Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB         | 32           | x16, x18, or x20   |
| M10K         | 256          | x40 or x32         |
|              | 512          | x20 or x16         |
|              | 1K           | x10 or x8          |
|              | 2K           | x5 or x4           |
|              | 4K           | x2                 |
|              | 8K           | ×1                 |

# **Clock Networks and PLL Clock Sources**

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note:

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.




# PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

# **External Memory Interface**

This section provides an overview of the external memory interface in Cyclone V devices.

# **Hard and Soft Memory Controllers**

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



# **External Memory Performance**

### Table 20. External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

| Interface    | Voltage | Maximum Fre     | Minimum Frequency |       |
|--------------|---------|-----------------|-------------------|-------|
|              | (V)     | Hard Controller | Soft Controller   | (MHz) |
| DDR3 SDRAM   | 1.5     | 400             | 303               | 303   |
|              | 1.35    | 400             | 303               | 303   |
| DDR2 SDRAM   | 1.8     | 400             | 300               | 167   |
| LPDDR2 SDRAM | 1.2     | 333             | 300               | 167   |

#### **Related Information**

### External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

# **HPS External Memory Performance**

### **Table 21. HPS External Memory Interface Performance**

The hard processor system (HPS) is available in Cyclone V SoC devices only.

| Interface    | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM   | 1.5         | 400                       |
|              | 1.35        | 400                       |
| DDR2 SDRAM   | 1.8         | 400                       |
| LPDDR2 SDRAM | 1.2         | 333                       |

#### **Related Information**

# External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

### **Low-Power Serial Transceivers**

Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.


### **Transceiver Channels**

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



### **PMA Features**


To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

| Features  | Capability  |
|---|---|
| Backplane support                               | Driving capability up to 6.144 Gbps   |
| PLL-based clock recovery                        | Superior jitter tolerance   |
| Programmable deserialization and word alignment | Flexible deserialization width and configurable word alignment pattern  |
| Equalization and pre-emphasis                   | <ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul> |
| Ring oscillator transmit PLLs                   | 614 Mbps to 6.144 Gbps  |
| Input reference clock range                     | 20 MHz to 400 MHz   |
| Transceiver dynamic reconfiguration             | Allows the reconfiguration of a single channel without affecting the operation of other channels                                  |



Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



### **HPS-FPGA AXI Bridges**

The HPS-FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows
  the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily
  used for control and status register (CSR) accesses to peripherals in the FPGA
  fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS-FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

### **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Note:

Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

#### **Related Information**

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

# **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks<sup>®</sup>, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

#### **Related Information**

International Altera Sales Support Offices

# **Dynamic and Partial Reconfiguration**

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

### **Dynamic Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

# **Partial Reconfiguration**

Note:

The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



| Date          | Version    | Changes  |
|---------------|------------|--|
| July 2014     | 2014.07.07 | Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.  |
| December 2013 | 2013.12.26 | <ul> <li>Cyclone V SE and SX devices.</li> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35v.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics</li> </ul> |
|               |            | <ul> <li>listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> <li>Added decompression support for the CvP configuration mode.</li> </ul>   |
|               |            | Added decompression support for the CVF configuration mode.  |
| May 2013      | 2013.05.06 | <ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> </ul>  |
|               |            | <ul> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to</li> </ul>  |
|               |            | '6.144 Gbps'.  • Updated Description in Table 2 of Low-power high-speed serial interface to  |
|               |            | '6.144 Gbps'.  |
|               |            | <ul> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> </ul>   |
|               |            | <ul> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'.</li> </ul>   |
|               |            | <ul> <li>Updated LVDS in the Maximum Resource Counts tables to include<br/>Transmitter and Receiver values.</li> </ul>   |
|               |            | Updated the package plan with M383 for the Cyclone V E device.   |
|               |            | <ul> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>   |
|               |            | Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.   |
|               | <b>'</b>   | continued  |



| Date          | Version | Changes  |
|---------------|---------|--|
|               |         | <ul> <li>Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.</li> <li>Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.</li> <li>Text edits throughout the document.</li> </ul>  |
| February 2012 | 1.2     | <ul> <li>Updated Table 1-2, Table 1-3, and Table 1-6.</li> <li>Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15.</li> <li>Updated Figure 1-1 and Figure 1-6.</li> </ul>   |
| November 2011 | 1.1     | <ul> <li>Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6.</li> <li>Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8.</li> <li>Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20.</li> <li>Minor text edits.</li> </ul> |
| October 2011  | 1.0     | Initial release.   |