



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	113560
Number of Logic Elements/Cells	301000
Total RAM Bits	14251008
Number of I/O	224
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cgtfd9c5f23c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Cyclone V Device Overview**

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues

Lists the planned updates to the Cyclone V Device Handbook chapters.

## **Key Advantages of Cyclone V Devices**

Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks     Up to 40% lower power consumption than the previous generation device
Improved logic integration and differentiation capabilities	8-input adaptive logic module (ALM)     Up to 13.59 megabits (Mb) of embedded memory     Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity	3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers     Hard memory controllers
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	Requires only two core voltages to operate  Available in low-cost wirebond packaging  Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration



## **Summary of Cyclone V Features**

**Summary of Features for Cyclone V Devices** Table 2.

Feature		Description			
Technology	TSMC's 28-nm low-p 1.1 V core voltage	ower (28LP) process technology			
Packaging	Wirebond low-haloge     Multiple device densi different device dens     RoHS-compliant and	ities with compatible package footprints for seamless migration between sities			
High-performance FPGA fabric	Enhanced 8-input ALM v	vith four registers			
Internal memory blocks	•	(b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory			
Embedded Hard IP blocks	Variable-precision DSP	<ul> <li>Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block</li> <li>64-bit accumulator and cascade</li> <li>Embedded internal coefficient memory</li> <li>Preadder/subtractor for improved efficiency</li> </ul>			
	Memory controller	DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support			
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port			
Clock networks		ol clock network d peripheral clock networks are not used can be powered down to reduce dynamic power			
Phase-locked loops (PLLs)	<ul><li>Precision clock synth</li><li>Integer mode and from</li></ul>	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode			
FPGA General-purpose I/Os (GPIOs)	400 MHz/800 Mbps 6     On-chip termination	cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength			
Low-power high-speed serial interface	Transmit pre-emphase	Sbps integrated transceiver speed sis and receiver equalization infiguration of individual channels			
HPS (Cyclone V SE, SX, and ST devices only)	<ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency wit support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul>				
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers ot ROM			
	·	continued			


<sup>(1)</sup> Contact Intel for availability.



## **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



**Table 4.** Maximum Resource Counts for Cyclone V E Devices


Res	ource			Member Code		
		A2	A4	A5	A7	А9
Logic Elements	(LE) (K)	25	49	77	150	301
ALM		9,430	18,480	29,080	56,480	113,560
Register		37,736	73,920	116,320	225,920	454,240
Memory (Kb)	M10K	1,760	3,080	4,460	6,860	12,200
	MLAB	196	303	424	836	1,717
Variable-precision	on DSP Block	25	66	150	156	342
18 x 18 Multipli	er	50	132	300	312	684
PLL		4	4	6	7	8
GPIO		224	224	240	480	480
LVDS	Transmitter	56	56	60	120	120
Receiver		56	56	60	120	120
Hard Memory C	ontroller	1	1	2	2	2



## **Available Options**

### Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



**Table 6.** Maximum Resource Counts for Cyclone V GX Devices

Reso	urce			Member Code	1	
		С3	C4	<b>C5</b>	<b>C7</b>	С9
Logic Elements (	(LE) (K)	36	50	77	150	301
ALM		13,460	18,860	29,080	56,480	113,560
Register		53,840	75,440	116,320	225,920	454,240
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200
	MLAB	182	424	424	836	1,717
Variable-precision	n DSP Block	57	70	150	156	342
18 x 18 Multiplie	er	114	140	300	312	684
PLL	PLL		6	6	7	8
3 Gbps Transceiver		3	6	6	9	12
GPIO <sup>(4)</sup>		208	336	336	480	560
						continued

<sup>(4)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus® Prime software, the number of user I/Os includes transceiver I/Os.

#### CV-51001 | 2018.05.07



Resource		Member Code						
		С3	C4	<b>C5</b>	С7	<b>C9</b>		
LVDS	Transmitter	52	84	84	120	140		
	Receiver	52	84	84	120	140		
PCIe Hard IP Block		1	2	2	2	2		
Hard Memory Co	ontroller	1	2	2	2	2		

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

**Table 7.** Package Plan for Cyclone V GX Devices

Member Code	M3 (11)	801 mm)	M3 (13 i		M484 (15 mm)				U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	_	_	_	_	_	_	144	3	208	3
C4	129	4	175	6	_	_	_	_	224	6
C5	129	4	175	6	_	_	_	_	224	6
C7	_	_	_	_	240	3	_	_	240	6
C9	_	_	_	_	_	_	_	_	240	5

Member Code	F4 (23 i			F672 F896 F1152 (27 mm) (31 mm) (35 mm)				
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	208	3	_	_	_	_	_	_
C4	240	6	336	6	_	_	_	_
C5	240	6	336	6	_	_	_	_
C7	240	6	336	9	480	9	_	_
С9	224	6	336	9	480	12	560	12

## **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

Product Selector Guide

Provides the latest information about Intel products.

#### CV-51001 | 2018.05.07



Resource		Member Code					
		D5	D7	D9			
	Receiver		120	140			
PCIe Hard IP Block		2	2	2			
Hard Memory Controller		2	2	2			

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

### **Table 9.** Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

Member Code	M3 (11 i		M383 (13 mm)		M484 (15 mm)		U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	_	_	_	_	_	_	240	5

Member Code		F484 (23 mm)		F672 F896 (27 mm) (31 mm)			F11 (35 i	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 (6)	480	9 (6)	_	_
D9	224	6	336	9 (6)	480	12 (7)	560	12 <sup>(7)</sup>

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>&</sup>lt;sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



## **Maximum Resources**

Table 10. **Maximum Resource Counts for Cyclone V SE Devices** 

Res	ource		Me	ember Code	
		A2	A4	A5	A6
Logic Elements (	LE) (K)	25	40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precisio	n DSP Block	36	84	87	112
18 x 18 Multiplie	r	72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
	Receiver	37	37	72	72
FPGA Hard Memory Controller		1	1	1	1
HPS Hard Memor	HPS Hard Memory Controller		1	1	1
Arm Cortex-A9 M	1PCore Processor	Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

## **Package Plan**

#### **Package Plan for Cyclone V SE Devices** Table 11.

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)				F896 (31 mm)	
	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181



## **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### **Product Selector Guide**


Provides the latest information about Intel products.

#### **Available Options**

### Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



**Table 12.** Maximum Resource Counts for Cyclone V SX Devices

Resource		Member Code					
		C2	C4	C5	C6		
Logic Elements (LE) (K)		25	40	85	110		
ALM		9,430	15,880	32,070	41,910		
Register		37,736	60,376	128,300	166,036		
Memory (Kb)	M10K	1,400	2,700	3,970	5,570		
	MLAB	138	231	480	621		
Variable-precision [	OSP Block	36	84	87	112		
18 x 18 Multiplier		72	168	174	224		
FPGA PLL		5	5	6	6		
					continued		




#### **Related Information**

#### **Product Selector Guide**

Provides the latest information about Intel products.

## **Available Options**

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



**Table 14.** Maximum Resource Counts for Cyclone V ST Devices

Reso	ource	Membe	r Code
		D5	D6
Logic Elements (LE) (K)		85	110
ALM		32,070	41,910
Register		128,300	166,036
Memory (Kb)	M10K	3,970	5,570
	MLAB	480	621
Variable-precision DSP Block		87	112
18 x 18 Multiplier		174	224
FPGA PLL	PLL		6
HPS PLL		3	3
6.144 Gbps Transceiver		9	9
FPGA GPIO <sup>(10)</sup>		288	288
HPS I/O		181	181
LVDS Transmitter		72	72
			continued


<sup>(10)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



## I/O Vertical Migration for Cyclone V Devices

### Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note:

To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.


## **Adaptive Logic Module**

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### **Related Information**

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

## **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



Variant	Member Code	Variable- precision	Independent Input and Output Multiplications Operator			18 x 18 Multiplier	18 x 18 Multiplier Adder
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Summed with 36 bit Input
	C6	112	336	224	112	112	112
Cyclone V ST	D5	87	261	174	87	87	87
	D6	112	336	224	112	112	112

## **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

## **Types of Embedded Memory**

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

## **Embedded Memory Capacity in Cyclone V Devices**

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

	Mombor	Member M10		ML	AB	Total RAM Bit
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V E	A2	176	1,760	314	196	1,956
	A4	308	3,080	485	303	3,383
	A5	446	4,460	679	424	4,884
	A7	686	6,860	1338	836	7,696
	A9	1,220	12,200	2748	1,717	13,917
Cyclone V GX	C3	135	1,350	291	182	1,532
	C4	250	2,500	678	424	2,924
	C5	446	4,460	678	424	4,884
	C7	686	6,860	1338	836	7,696
	C9	1,220	12,200	2748	1,717	13,917
	continued					



	Member	M1	.0К	ML	.AB	- Total RAM Bit
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V GT	D5	446	4,460	679	424	4,884
	D7	686	6,860	1338	836	7,696
	D9	1,220	12,200	2748	1,717	13,917
Cyclone V SE	A2	140	1,400	221	138	1,538
	A4	270	2,700	370	231	2,460
	A5	397	3,970	768	480	4,450
	A6	553	5,530	994	621	6,151
Cyclone V SX	C2	140	1,400	221	138	1,538
	C4	270	2,700	370	231	2,460
	C5	397	3,970	768	480	4,450
	C6	553	5,530	994	621	6,151
Cyclone V ST	D5	397	3,970	768	480	4,450
	D6	553	5,530	994	621	6,151

## **Embedded Memory Configurations**

#### Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
M10K	256	x40 or x32
	512	x20 or x16
	1K	x10 or x8
	2K	x5 or x4
	4K	x2
	8K	×1

## **Clock Networks and PLL Clock Sources**

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note:

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



#### **PLL Features**

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

#### **Fractional PLL**

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

## FPGA General Purpose I/O

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- $\bullet$  LVDS output buffer with programmable differential output voltage (V $_{\text{OD}}$  ) and programmable pre-emphasis
- ullet On-chip parallel termination (R<sub>T</sub> OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture




### PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

## **External Memory Interface**

This section provides an overview of the external memory interface in Cyclone V devices.

## **Hard and Soft Memory Controllers**


Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



### **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability	
Backplane support	Driving capability up to 6.144 Gbps	
PLL-based clock recovery	Superior jitter tolerance	
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern	
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>	
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps	
Input reference clock range	20 MHz to 400 MHz	
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels	



PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	Custom PHY IP core with preset feature     Electrical idle	Custom PHY IP core with preset feature     Signal detect     Wider spread of asynchronous SSC
CPRI 4.1 <sup>(16)</sup>	0.6144 to 6.144	Dedicated deterministic latency     PHY IP core	Dedicated deterministic latency     PHY IP core
OBSAI RP3	0.768 to 3.072	Transmitter (TX) manual bit-slip mode	Receiver (RX) deterministic latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 <sup>(17)</sup>	1.62 and 2.7		Wider spread of asynchronous     SSC

## **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

## **HPS Features**


The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>(17)</sup> Pending characterization.



Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



### **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



## **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

## **Document Revision History for Cyclone V Device Overview**

Document Version	Changes
2018.05.07	<ul> <li>Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams.</li> <li>Rebranded as Intel.</li> </ul>

Date	Version	Changes
December 2017	2017.12.18	Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.
June 2016	2016.06.10	Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.
December 2015	2015.12.21	<ul> <li>Added descriptions to package plan tables for Cyclone V GT and ST devices.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
June 2015	2015.06.12	<ul> <li>Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.</li> <li>Updated logic elements (LE) (K) for the following devices:         <ul> <li>Cyclone V E A7: Updated from 149.5 to 150</li> <li>Cyclone V GX C3: Updated from 35.5 to 36</li> <li>Cyclone V GX C7: Updated from 149.7 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> </ul> </li> <li>Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 291 to 182</li> <li>Cyclone V GX C4: Updated from 678 to 424</li> <li>Cyclone V GX C5: Updated from 1,338 to 836</li> <li>Cyclone V GX C9: Updated from 2,748 to 1,717</li> </ul> </li> </ul>
		continued



Date	Version	Changes
July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
December 2013	2013.12.26	<ul> <li>Cyclone V SE and SX devices.</li> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35v.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics</li> </ul>
		<ul> <li>listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
		Added decompression support for the CvP configuration mode.
May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> </ul>
		Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.      Undeted Supporting Feature in Table 1 of Increased handwidth capacity to
		<ul> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to</li> </ul>
		'6.144 Gbps'.
		<ul> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> </ul>
		<ul> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F: 4'.</li> </ul>
		Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.
		<ul> <li>Updated the package plan with M383 for the Cyclone V E device.</li> </ul>
		<ul> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>
		Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.
	_1	continued