



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 113560 |
| Number of Logic Elements/Cells | 301000 |
| Total RAM Bits | 14251008 |
| Number of I/O | 560 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1152-BGA |
| Supplier Device Package | 1152-FBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5cgtfd9e5f35c7n |



Cyclone V Device Overview

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

[Cyclone V Device Handbook: Known Issues](#)

Lists the planned updates to the Cyclone V Device Handbook chapters.

Key Advantages of Cyclone V Devices

Table 1. Key Advantages of the Cyclone V Device Family

| Advantage | Supporting Feature |
|---|--|
| Lower power consumption | <ul style="list-style-type: none"> Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks Up to 40% lower power consumption than the previous generation device |
| Improved logic integration and differentiation capabilities | <ul style="list-style-type: none"> 8-input adaptive logic module (ALM) Up to 13.59 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks |
| Increased bandwidth capacity | <ul style="list-style-type: none"> 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers Hard memory controllers |
| Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor | <ul style="list-style-type: none"> Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric |
| Lowest system cost | <ul style="list-style-type: none"> Requires only two core voltages to operate Available in low-cost wirebond packaging Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration |

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

**ISO
9001:2008
Registered**



| Feature | Description |
|---------------|---|
| | <ul style="list-style-type: none"> HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller Arm CoreSight™ JTAG debug access port, trace port, and on-chip trace storage |
| Configuration | <ul style="list-style-type: none"> Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾ |

Cyclone V Device Variants and Packages

Table 3. Device Variants for the Cyclone V Device Family

| Variant | Description |
|--------------|--|
| Cyclone V E | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications |
| Cyclone V SE | SoC with integrated Arm-based HPS |
| Cyclone V SX | SoC with integrated Arm-based HPS and 3.125 Gbps transceivers |
| Cyclone V ST | SoC with integrated Arm-based HPS and 6.144 Gbps transceivers |

Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

-
- ⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.
- ⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel® sales representatives.



Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 5. Package Plan for Cyclone V E Devices

| Member Code | M383 (13 mm) | M484 (15 mm) | U324 (15 mm) | F256 (17 mm) | U484 (19 mm) | F484 (23 mm) | F672 (27 mm) | F896 (31 mm) |
|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO |
| A2 | 223 | — | 176 | 128 | 224 | 224 | — | — |
| A4 | 223 | — | 176 | 128 | 224 | 224 | — | — |
| A5 | 175 | — | — | — | 224 | 240 | — | — |
| A7 | — | 240 | — | — | 240 | 240 | 336 | 480 |
| A9 | — | — | — | — | 240 | 224 | 336 | 480 |

Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

[Product Selector Guide](#)


Provides the latest information about Intel products.



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 6. Maximum Resource Counts for Cyclone V GX Devices

| Resource | | Member Code | | | | |
|------------------------------|------|-------------|--------|---------|---------|---------|
| | | C3 | C4 | C5 | C7 | C9 |
| Logic Elements (LE) (K) | | 36 | 50 | 77 | 150 | 301 |
| ALM | | 13,460 | 18,860 | 29,080 | 56,480 | 113,560 |
| Register | | 53,840 | 75,440 | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 1,350 | 2,500 | 4,460 | 6,860 | 12,200 |
| | MLAB | 182 | 424 | 424 | 836 | 1,717 |
| Variable-precision DSP Block | | 57 | 70 | 150 | 156 | 342 |
| 18 x 18 Multiplier | | 114 | 140 | 300 | 312 | 684 |
| PLL | | 4 | 6 | 6 | 7 | 8 |
| 3 Gbps Transceiver | | 3 | 6 | 6 | 9 | 12 |
| GPIO ⁽⁴⁾ | | 208 | 336 | 336 | 480 | 560 |
| continued... | | | | | | |

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus® Prime software, the number of user I/Os includes transceiver I/Os.



Available Options

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



Maximum Resources

Table 8. Maximum Resource Counts for Cyclone V GT Devices

| Resource | | Member Code | | |
|------------------------------|-------------|-------------|---------|---------|
| | | D5 | D7 | D9 |
| Logic Elements (LE) (K) | | 77 | 150 | 301 |
| ALM | | 29,080 | 56,480 | 113,560 |
| Register | | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 4,460 | 6,860 | 12,200 |
| | MLAB | 424 | 836 | 1,717 |
| Variable-precision DSP Block | | 150 | 156 | 342 |
| 18 x 18 Multiplier | | 300 | 312 | 684 |
| PLL | | 6 | 7 | 8 |
| 6 Gbps Transceiver | | 6 | 9 | 12 |
| GPIO ⁽⁵⁾ | | 336 | 480 | 560 |
| LVDS | Transmitter | 84 | 120 | 140 |

continued...

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | |
|------------------------|----------|-------------|-----|-----|
| | | D5 | D7 | D9 |
| | Receiver | 84 | 120 | 140 |
| PCIe Hard IP Block | | 2 | 2 | 2 |
| Hard Memory Controller | | 2 | 2 | 2 |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 9. Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

| Member Code | M301 (11 mm) | | M383 (13 mm) | | M484 (15 mm) | | U484 (19 mm) | |
|-------------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 129 | 4 | 175 | 6 | — | — | 224 | 6 |
| D7 | — | — | — | — | 240 | 3 | 240 | 6 |
| D9 | — | — | — | — | — | — | 240 | 5 |


| Member Code | F484 (23 mm) | | F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | |
|-------------|-----------------|------|-----------------|------------------|-----------------|-------------------|------------------|-------------------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 240 | 6 | 336 | 6 | — | — | — | — |
| D7 | 240 | 6 | 336 | 9 ⁽⁶⁾ | 480 | 9 ⁽⁶⁾ | — | — |
| D9 | 224 | 6 | 336 | 9 ⁽⁶⁾ | 480 | 12 ⁽⁷⁾ | 560 | 12 ⁽⁷⁾ |

Related Information

[6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers](#)

Provides more information about 6 Gbps transceiver channel count.

-
- ⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.
- ⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Maximum Resources

Table 10. Maximum Resource Counts for Cyclone V SE Devices

| Resource | | Member Code | | | |
|--------------------------------|-------------|----------------------|----------------------|----------------------|----------------------|
| | | A2 | A4 | A5 | A6 |
| Logic Elements (LE) (K) | | 25 | 40 | 85 | 110 |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| | MLAB | 138 | 231 | 480 | 621 |
| Variable-precision DSP Block | | 36 | 84 | 87 | 112 |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |
| HPS PLL | | 3 | 3 | 3 | 3 |
| FPGA GPIO | | 145 | 145 | 288 | 288 |
| HPS I/O | | 181 | 181 | 181 | 181 |
| LVDS | Transmitter | 32 | 32 | 72 | 72 |
| | Receiver | 37 | 37 | 72 | 72 |
| FPGA Hard Memory Controller | | 1 | 1 | 1 | 1 |
| HPS Hard Memory Controller | | 1 | 1 | 1 | 1 |
| Arm Cortex-A9 MPCore Processor | | Single- or dual-core | Single- or dual-core | Single- or dual-core | Single- or dual-core |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 11. Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U484 (19 mm) | | U672 (23 mm) | | F896 (31 mm) | |
|-------------|-----------------|---------|-----------------|---------|-----------------|---------|
| | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O |
| A2 | 66 | 151 | 145 | 181 | — | — |
| A4 | 66 | 151 | 145 | 181 | — | — |
| A5 | 66 | 151 | 145 | 181 | 288 | 181 |
| A6 | 66 | 151 | 145 | 181 | 288 | 181 |



Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices

| Resource | | Member Code | | | |
|------------------------------|------|-------------|--------|---------|---------|
| | | C2 | C4 | C5 | C6 |
| Logic Elements (LE) (K) | | 25 | 40 | 85 | 110 |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| | MLAB | 138 | 231 | 480 | 621 |
| Variable-precision DSP Block | | 36 | 84 | 87 | 112 |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |

continued...




Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



Maximum Resources

Table 14. Maximum Resource Counts for Cyclone V ST Devices

| Resource | | Member Code | |
|------------------------------|-------------|-------------|---------|
| | | D5 | D6 |
| Logic Elements (LE) (K) | | 85 | 110 |
| ALM | | 32,070 | 41,910 |
| Register | | 128,300 | 166,036 |
| Memory (Kb) | M10K | 3,970 | 5,570 |
| | MLAB | 480 | 621 |
| Variable-precision DSP Block | | 87 | 112 |
| 18 x 18 Multiplier | | 174 | 224 |
| FPGA PLL | | 6 | 6 |
| HPS PLL | | 3 | 3 |
| 6.144 Gbps Transceiver | | 9 | 9 |
| FPGA GPIO ⁽¹⁰⁾ | | 288 | 288 |
| HPS I/O | | 181 | 181 |
| LVDS | Transmitter | 72 | 72 |

continued...

⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | |
|--------------------------------|----------|-------------|-----------|
| | | D5 | D6 |
| | Receiver | 72 | 72 |
| PCIe Hard IP Block | | 2 | 2 |
| FPGA Hard Memory Controller | | 1 | 1 |
| HPS Hard Memory Controller | | 1 | 1 |
| Arm Cortex-A9 MPCore Processor | | Dual-core | Dual-core |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 15. Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤ 5 Gbps. 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

| Member Code | F896 (31 mm) | | |
|-------------|-----------------|---------|-------------------|
| | FPGA GPIO | HPS I/O | XCVR |
| D5 | 288 | 181 | 9 ⁽¹¹⁾ |
| D6 | 288 | 181 | 9 ⁽¹¹⁾ |

Related Information

[6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers](#)

Provides more information about 6 Gbps transceiver channel count.

⁽¹¹⁾ If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

I/O Vertical Migration for Cyclone V Devices

Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.

| Variant | Member Code | Package | | | | | | | | | | |
|--------------|-------------|---------|------|------|------|------|------|------|------|------|------|-------|
| | | M301 | M383 | M484 | F256 | U324 | U484 | F484 | U672 | F672 | F896 | F1152 |
| Cyclone V E | A2 | | ↕↕↕ | | ↕↕ | ↕↕ | ↕↕ | ↕↕ | | | | |
| | A4 | | | | ↕↕ | ↕↕ | | | | | | |
| | A5 | | | | | | | | | | | |
| | A7 | | | | | | | | ↕↕ | ↕↕ | | |
| | A9 | | | | | | ↕ | ↕ | | | | |
| Cyclone V GX | C3 | | | | | | ↕ | ↕ | | | | |
| | C4 | ↕↕ | ↕↕ | | | | | | ↕ | | | |
| | C5 | | | | | | | | | | | |
| | C7 | | | | | | | | ↕ | | ↕ | |
| | C9 | | | | | | ↕ | ↕ | | ↕ | ↕ | |
| Cyclone V GT | D5 | | | | | | ↕ | ↕ | | ↕ | | |
| | D7 | | | | | | ↕ | | | ↕ | | |
| | D9 | | | | | | ↕ | ↕ | | ↕ | ↕ | |
| Cyclone V SE | A2 | | | | | | ↕ | | ↕↕↕ | ↕↕↕ | | |
| | A4 | | | | | | | | ↕ | | | |
| | A5 | | | | | | | | ↕ | | ↕ | |
| | A6 | | | | | | ↕ | | ↕ | ↕↕↕ | ↕↕↕ | |
| Cyclone V SX | C2 | | | | | | | | ↕ | ↕↕↕ | | |
| | C4 | | | | | | | | ↕ | | | |
| | C5 | | | | | | | | ↕ | | ↕ | |
| | C6 | | | | | | | | ↕ | ↕↕↕ | ↕↕↕ | |
| Cyclone V ST | D5 | | | | | | | | | | ↕ | |
| | D6 | | | | | | | | | | ↕ | |

You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note: To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.

Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices


| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters and general DSP usage | Two 18 x 18 with accumulate | 1 |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1 |

You can configure each DSP block during compilation as independent three 9 x 9, two 18 x 18, or one 27 x 27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant | Member Code | Variable-precision DSP Block | Independent Input and Output Multiplications Operator | | | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder Summed with 36 bit Input |
|--------------|-------------|------------------------------|---|--------------------|--------------------|-------------------------------|---|
| | | | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | | |
| Cyclone V E | A2 | 25 | 75 | 50 | 25 | 25 | 25 |
| | A4 | 66 | 198 | 132 | 66 | 66 | 66 |
| | A5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | A7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | A9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V GX | C3 | 57 | 171 | 114 | 57 | 57 | 57 |
| | C4 | 70 | 210 | 140 | 70 | 70 | 70 |
| | C5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | C7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | C9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V GT | D5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | D7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | D9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V SE | A2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | A4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | A5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | A6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V SX | C2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | C4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | C5 | 87 | 261 | 174 | 87 | 87 | 87 |
| continued... | | | | | | | |



| Variant | Member Code | Variable-precision DSP Block | Independent Input and Output Multiplications Operator | | | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder Summed with 36 bit Input |
|--------------|-------------|------------------------------|---|--------------------|--------------------|-------------------------------|---|
| | | | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | | |
| | C6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V ST | D5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | D6 | 112 | 336 | 224 | 112 | 112 | 112 |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Embedded Memory Capacity in Cyclone V Devices

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

| Variant | Member Code | M10K | | MLAB | | Total RAM Bit (Kb) |
|--------------|-------------|-------|--------------|-------|--------------|--------------------|
| | | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | |
| Cyclone V E | A2 | 176 | 1,760 | 314 | 196 | 1,956 |
| | A4 | 308 | 3,080 | 485 | 303 | 3,383 |
| | A5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | A7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | A9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| Cyclone V GX | C3 | 135 | 1,350 | 291 | 182 | 1,532 |
| | C4 | 250 | 2,500 | 678 | 424 | 2,924 |
| | C5 | 446 | 4,460 | 678 | 424 | 4,884 |
| | C7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | C9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |

continued...



PLL Features

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

Fractional PLL

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

FPGA General Purpose I/O

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- LVDS output buffer with programmable differential output voltage (V_{OD}) and programmable pre-emphasis
- On-chip parallel termination (R_T OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture


PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

External Memory Interface

This section provides an overview of the external memory interface in Cyclone V devices.

Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



External Memory Performance

Table 20. External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

| Interface | Voltage (V) | Maximum Frequency (MHz) | | Minimum Frequency (MHz) |
|--------------|-------------|-------------------------|-----------------|-------------------------|
| | | Hard Controller | Soft Controller | |
| DDR3 SDRAM | 1.5 | 400 | 303 | 303 |
| | 1.35 | 400 | 303 | 303 |
| DDR2 SDRAM | 1.8 | 400 | 300 | 167 |
| LPDDR2 SDRAM | 1.2 | 333 | 300 | 167 |

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

HPS External Memory Performance

Table 21. HPS External Memory Interface Performance

The hard processor system (HPS) is available in Cyclone V SoC devices only.

| Interface | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM | 1.5 | 400 |
| | 1.35 | 400 |
| DDR2 SDRAM | 1.8 | 400 |
| LPDDR2 SDRAM | 1.2 | 333 |

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

Low-Power Serial Transceivers

Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.

Transceiver Channels

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.

Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.

HPS–FPGA AXI Bridges

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Document Revision History for Cyclone V Device Overview

| Document Version | Changes |
|------------------|---|
| 2018.05.07 | <ul style="list-style-type: none"> • Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the <i>Sample Ordering Code and Available Options</i> diagrams. • Rebranded as Intel. |

| Date | Version | Changes |
|---------------|------------|--|
| December 2017 | 2017.12.18 | <ul style="list-style-type: none"> • Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices. |
| June 2016 | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram. |
| December 2015 | 2015.12.21 | <ul style="list-style-type: none"> • Added descriptions to package plan tables for Cyclone V GT and ST devices. • Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |
| June 2015 | 2015.06.12 | <ul style="list-style-type: none"> • Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. • Updated logic elements (LE) (K) for the following devices: <ul style="list-style-type: none"> — Cyclone V E A7: Updated from 149.5 to 150 — Cyclone V GX C3: Updated from 35.5 to 36 — Cyclone V GX C7: Updated from 149.7 to 150 — Cyclone V GT D7: Updated from 149.5 to 150 • Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: <ul style="list-style-type: none"> — Cyclone V GX C3: Updated from 291 to 182 — Cyclone V GX C4: Updated from 678 to 424 — Cyclone V GX C5: Updated from 678 to 424 — Cyclone V GX C7: Updated from 1,338 to 836 — Cyclone V GX C9: Updated from 2,748 to 1,717 |

continued...



| Date | Version | Changes |
|---------------|---------|---|
| | | <ul style="list-style-type: none">Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.Text edits throughout the document. |
| February 2012 | 1.2 | <ul style="list-style-type: none">Updated Table 1-2, Table 1-3, and Table 1-6.Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15.Updated Figure 1-1 and Figure 1-6. |
| November 2011 | 1.1 | <ul style="list-style-type: none">Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6.Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8.Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20.Minor text edits. |
| October 2011 | 1.0 | Initial release. |