

Intel - 5CGXBC7C7F23C8N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	56480
Number of Logic Elements/Cells	149500
Total RAM Bits	7880704
Number of I/O	240
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cgxbc7c7f23c8n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone V Device Overview	3
Key Advantages of Cyclone V Devices	3
Summary of Cyclone V Features	4
Cyclone V Device Variants and Packages	5
Cyclone V E	5
Cyclone V GX	7
Cyclone V GT	
Cyclone V SE12	2
Cyclone V SX14	4
Cyclone V ST1	5
I/O Vertical Migration for Cyclone V Devices18	3
Adaptive Logic Module	3
Variable-Precision DSP Block19	
Embedded Memory Blocks2	1
Types of Embedded Memory2	1
Embedded Memory Capacity in Cyclone V Devices	1
Embedded Memory Configurations22	2
Clock Networks and PLL Clock Sources22	2
FPGA General Purpose I/O2	3
PCIe Gen1 and Gen2 Hard IP 24	4
External Memory Interface 24	
Hard and Soft Memory Controllers24	
External Memory Performance2	
HPS External Memory Performance2	
Low-Power Serial Transceivers2	
Transceiver Channels2	
PMA Features	5
PCS Features22	
SoC with HPS28	
HPS Features28	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration3	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Protocol32	
Power Management	
Document Revision History for Cyclone V Device Overview	3



Cyclone V Device Overview

The Cyclone[®] V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

Key Advantages of Cyclone V Devices

Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	 Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks Up to 40% lower power consumption than the previous generation device
Improved logic integration and differentiation capabilities	 8-input adaptive logic module (ALM) Up to 13.59 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity	3.125 gigabits per second (Gbps) and 6.144 Gbps transceiversHard memory controllers
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	 Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric
Lowest system cost	 Requires only two core voltages to operate Available in low-cost wirebond packaging Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Summary of Cyclone V Features

Table 2. Summary of Features for Cyclone V Devices

Feature		Description					
Technology	TSMC's 28-nm low-p1.1 V core voltage	······································					
Packaging	 Multiple device densi different device dens 	 Multiple device densities with compatible package footprints for seamless migration between different device densities 					
High-performance FPGA fabric	Enhanced 8-input ALM w	vith four registers					
Internal memory blocks		b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory					
Embedded Hard IP blocks	Variable-precision DSP	 Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block 64-bit accumulator and cascade Embedded internal coefficient memory Preadder/subtractor for improved efficiency 					
	Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support						
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port					
Clock networks	, , , ,	l clock network d peripheral clock networks are not used can be powered down to reduce dynamic power					
Phase-locked loops (PLLs)	 Precision clock synth Integer mode and fra	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode					
FPGA General-purpose I/Os (GPIOs)	400 MHz/800 Mbps eOn-chip termination	cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength					
Low-power high-speed serial interface	 614 Mbps to 6.144 Gbps integrated transceiver speed Transmit pre-emphasis and receiver equalization Dynamic partial reconfiguration of individual channels 						
HPS (Cyclone V SE, SX, and ST devices only)	 Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I²C interface, and up to 85 HPS GPIO interfaces 						
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers					
		continued					

⁽¹⁾ Contact Intel for availability.



Feature	Description
	 HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller Arm CoreSight[™] JTAG debug access port, trace port, and on-chip trace storage
Configuration	 Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾

Cyclone V Device Variants and Packages

Table 3. Device Variants for the Cyclone V Device Family

Variant	Description
Cyclone V E	Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications
Cyclone V GX	Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications
Cyclone V GT	The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications
Cyclone V SE	SoC with integrated Arm-based HPS
Cyclone V SX	SoC with integrated Arm-based HPS and 3.125 Gbps transceivers
Cyclone V ST	SoC with integrated Arm-based HPS and 6.144 Gbps transceivers

Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel[®] sales representatives.



Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 5. Package Plan for Cyclone V E Devices

Member Code	M383 (13 mm)	M484 (15 mm)	U324 (15 mm)	F256 (17 mm)	U484 (19 mm)	F484 (23 mm)	F672 (27 mm)	F896 (31 mm)
	GPIO							
A2	223	-	176	128	224	224	-	_
A4	223	-	176	128	224	224	-	_
A5	175	-	_	_	224	240	-	_
A7	-	240	_	_	240	240	336	480
A9	-	-	-	_	240	224	336	480

Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 6. Maximum Resource Counts for Cyclone V GX Devices

Reso	ource		Member Code						
		C3	C4	C5	C7	C9			
Logic Elements	(LE) (K)	36	50	77	150	301			
ALM		13,460	18,860	29,080	56,480	113,560			
Register		53,840	75,440	116,320	225,920	454,240			
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200			
	MLAB	182	424	424	836	1,717			
Variable-precisio	on DSP Block	57	70	150	156	342			
18 x 18 Multiplie	er	114	140	300	312	684			
PLL	PLL		6	6	7	8			
3 Gbps Transceiver		3	6	6	9	12			
GPIO ⁽⁴⁾		208	336	336	480	560			
		•	1	1	1	continued			

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus[®] Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code				
		D5	D7	D9		
Receiver		84	120	140		
PCIe Hard IP Block		2	2	2		
Hard Memory Controller		2	2	2		

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤ 5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	M301 (11 mm)		M3 (13 i		M4 (15 i		U4 (19 ו	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	_	—	—	_	—		240	5

Member Code	F484 (23 mm)				F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 (6)	480	9 (6)	—	—
D9	224	6	336	9 (6)	480	12 (7)	560	12 (7)

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Maximum Resources

Table 10. Maximum Resource Counts for Cyclone V SE Devices

Res	ource		Ме	mber Code	
		A2	A4	A5	A6
Logic Elements (Logic Elements (LE) (K)		40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precisio	n DSP Block	36	84	87	112
18 x 18 Multiplie	r	72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
	Receiver		37	72	72
FPGA Hard Memo	ory Controller	1	1	1	1
HPS Hard Memory Controller		1	1	1	1
Arm Cortex-A9 M	IPCore Processor	Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 11.Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)		U672 (23 mm)		F896 (31 mm)	
	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181





Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices

Resource			Member Code			
		C2	C4	C5	C6	
Logic Elements (LE) (K)		25	40	85	110	
ALM		9,430	15,880	32,070	41,910	
Register		37,736	60,376	128,300	166,036	
Memory (Kb)	M10K	1,400	2,700	3,970	5,570	
	MLAB	138	231	480	621	
Variable-precision DSP Block		36	84	87	112	
18 x 18 Multiplier		72	168	174	224	
FPGA PLL		5	5	6	6	
			•		continued.	




Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



Maximum Resources

Table 14. Maximum Resource Counts for Cyclone V ST Devices

Res	ource	Member	r Code
		D5	D6
Logic Elements (LE) (K)		85	110
ALM		32,070	41,910
Register		128,300	166,036
Memory (Kb)	M10K	3,970	5,570
	MLAB	480	621
Variable-precision DSP Block		87	112
18 x 18 Multiplier		174	224
FPGA PLL		6	6
HPS PLL		3	3
6.144 Gbps Transceiver		9	9
FPGA GPIO ⁽¹⁰⁾	A GPIO ⁽¹⁰⁾		288
HPS I/O		181	181
LVDS Transmitter		72	72
			continued


⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



I/O Vertical Migration for Cyclone V Devices

Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note: To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.


Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

Related Information

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

Variable-Precision DSP Block

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

Usage Example	Multiplier Size (Bit)	DSP Block Resource
Low precision fixed point for video applications	Three 9 x 9	1
Medium precision fixed point in FIR filters	Two 18 x 18	1
FIR filters and general DSP usage	Two 18 x 18 with accumulate	1
High precision fixed- or floating-point implementations	One 27 x 27 with accumulate	1

You can configure each DSP block during compilation as independent three 9 x 9, two 18×18 , or one 27×27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices


The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

Variant	Member Code	Variable- precision DSP Block		Independent Input and Output Multiplications Operator			18 x 18 Multiplier Adder
	DSP BI	DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Summed with 36 bit Input
Cyclone V E	A2	25	75	50	25	25	25
	A4	66	198	132	66	66	66
-	A5	150	450	300	150	150	150
	A7	156	468	312	156	156	156
	A9	342	1,026	684	342	342	342
Cyclone V	C3	57	171	114	57	57	57
GX	C4	70	210	140	70	70	70
-	C5	150	450	300	150	150	150
	C7	156	468	312	156	156	156
	C9	342	1,026	684	342	342	342
Cyclone V GT	D5	150	450	300	150	150	150
	D7	156	468	312	156	156	156
-	D9	342	1,026	684	342	342	342
Cyclone V SE	A2	36	108	72	36	36	36
	A4	84	252	168	84	84	84
-	A5	87	261	174	87	87	87
	A6	112	336	224	112	112	112
Cyclone V SX	C2	36	108	72	36	36	36
-	C4	84	252	168	84	84	84
	C5	87	261	174	87	87	87
							continued



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



PMA Features

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability
Backplane support	Driving capability up to 6.144 Gbps
PLL-based clock recovery	Superior jitter tolerance
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern
Equalization and pre-emphasis	 Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization No decision feedback equalizer (DFE)
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps
Input reference clock range	20 MHz to 400 MHz
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels





PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	 Custom PHY IP core with preset feature Electrical idle 	 Custom PHY IP core with preset feature Signal detect Wider spread of asynchronous SSC
CPRI 4.1 ⁽¹⁶⁾	0.6144 to 6.144	Dedicated deterministic latency PHY IP core	Dedicated deterministic latency PHY IP core
OBSAI RP3	0.768 to 3.072	Transmitter (TX) manual bit-slip mode	Receiver (RX) deterministic latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 ⁽¹⁷⁾	1.62 and 2.7		 Wider spread of asynchronous SSC

SoC with HPS

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

HPS Features

The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

⁽¹⁶⁾ High-voltage output mode (1000-BASE-CX) is not supported.

⁽¹⁷⁾ Pending characterization.






Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor

System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



Note: Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks[®], and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information

International Altera Sales Support Offices

Dynamic and Partial Reconfiguration

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial Reconfiguration

Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Document Revision History for Cyclone V Device Overview

Document Version	Changes
2018.05.07	 Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams. Rebranded as Intel.

Date	Version	Changes
December 2017	2017.12.18	Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.
June 2016	2016.06.10	Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.
December 2015	2015.12.21	 Added descriptions to package plan tables for Cyclone V GT and ST devices. Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.
June 2015	2015.06.12	 Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. Updated logic elements (LE) (K) for the following devices: Cyclone V E A7: Updated from 149.5 to 150 Cyclone V GX C3: Updated from 149.7 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: Cyclone V GX C3: Updated from 291 to 182 Cyclone V GX C4: Updated from 678 to 424 Cyclone V GX C7: Updated from 1,338 to 836 Cyclone V GX C9: Updated from 1,717
	1	continued



Date	Version	Changes
		Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.
		Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.
		Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.
		Removed '36 x 36' from the Variable-Precision DSP Block.
		Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.
		Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.
		• Updated Figure 7 which shows the I/O vertical migration table.
		Updated Table 17 for Cyclone V SX C4 device.
		Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.
		Removed 'Counter reconfiguration' from the PLL Features.
		 Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.
		Removed 'Distributed Memory' symbol.
		• Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.
		 Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.
		Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.
		• Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.
		 Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.
December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
		Updated the GPIO and transceiver counts for the MBGA packages.
		• Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.
		 Updated the vertical migration table for vertical migration of the U484 packages.
		Updated the MLAB supported programmable widths at 32 bits depth.
November 2012	2012.11.19	 Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.
		• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
		Updated the vertical migration table to add MBGA packages.
		Added performance information for HPS memory controller.
		Removed DDR3U support.
		Updated Cyclone V ST speed grade information.
		 Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.
		• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.
		Updated template.
July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
June 2012	2.0	Restructured the document. Added the "Embedded Memory Conscitut" and "Embedded Memory
		 Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.
		 Added Table 1, Table 3, Table 16, Table 19, and Table 20. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 12, Table 14, Table 17, and Table 18, Table 19, Table
		10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18.

Cyclone V Device Overview CV-51001 | 2018.05.07



Date	Version	Changes
		 Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10. Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections. Text edits throughout the document.
February 2012	1.2	 Updated Table 1–2, Table 1–3, and Table 1–6. Updated "Cyclone V Family Plan" on page 1–4 and "Clock Networks and PLL Clock Sources" on page 1–15. Updated Figure 1–1 and Figure 1–6.
November 2011	1.1	 Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–5, and Table 1–6. Updated Figure 1–4, Figure 1–5, Figure 1–6, Figure 1–7, and Figure 1–8. Updated "System Peripherals" on page 1–18, "HPS-FPGA AXI Bridges" on page 1–19, "HPS SDRAM Controller Subsystem" on page 1–19, "FPGA Configuration and Processor Booting" on page 1–19, and "Hardware and Software Development" on page 1–20. Minor text edits.
October 2011	1.0	Initial release.