



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 113560 |
| Number of Logic Elements/Cells | 301000 |
| Total RAM Bits | 14251008 |
| Number of I/O | 480 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 896-BGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5cgxbc9e7f31c8n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

| Cyclone | V Device Overview | . 3 |
|---------|--|-----|
| Ke | ey Advantages of Cyclone V Devices | . 3 |
| Su | ummary of Cyclone V Features | .4 |
| | vclone V Device Variants and Packages | |
| • | Cyclone V E | |
| | Cyclone V GX | . 7 |
| | Cyclone V GT | |
| | Cyclone V SE | |
| | Cyclone V SX | |
| | Cyclone V ST | |
| I/0 | O Vertical Migration for Cyclone V Devices | |
| - | daptive Logic Module | |
| | riable-Precision DSP Block | |
| En | nbedded Memory Blocks | 21 |
| | Types of Embedded Memory | |
| | Embedded Memory Capacity in Cyclone V Devices | |
| | Embedded Memory Configurations | 22 |
| Cle | ock Networks and PLL Clock Sources | 22 |
| FP | PGA General Purpose I/O | 23 |
| PC | CIe Gen1 and Gen2 Hard IP | 24 |
| Ex | ternal Memory Interface | 24 |
| | Hard and Soft Memory Controllers | |
| | External Memory Performance | |
| | HPS External Memory Performance | |
| Lo | w-Power Serial Transceivers | |
| | Transceiver Channels | |
| | PMA Features | |
| | PCS Features | |
| Sc | oC with HPS | |
| | HPS Features | |
| | FPGA Configuration and Processor Booting | |
| | Hardware and Software Development | |
| Dy | namic and Partial Reconfiguration | |
| | Dynamic Reconfiguration | |
| | Partial Reconfiguration | |
| | hanced Configuration and Configuration via Protocol | |
| | wer Management | |
| Do | ocument Revision History for Cyclone V Device Overview | 33 |



Summary of Cyclone V Features

Summary of Features for Cyclone V Devices Table 2.

| Feature | | Description | | | | | |
|---|--|--|--|--|--|--|--|
| Technology | TSMC's 28-nm low-p 1.1 V core voltage | , | | | | | |
| Packaging | Multiple device densi different device densi | Multiple device densities with compatible package footprints for seamless migration between different device densities | | | | | |
| High-performance FPGA fabric | Enhanced 8-input ALM v | vith four registers | | | | | |
| Internal memory blocks | • | (b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory | | | | | |
| Embedded Hard IP blocks | Native support for up to three signal processing precision level (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the sar variable-precision DSP block 64-bit accumulator and cascade Embedded internal coefficient memory Preadder/subtractor for improved efficiency | | | | | | |
| | Memory controller | DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support | | | | | |
| | Embedded transceiver I/O | PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port | | | | | |
| Clock networks | | ol clock network d peripheral clock networks are not used can be powered down to reduce dynamic power | | | | | |
| Phase-locked loops (PLLs) | Precision clock synthInteger mode and from | esis, clock delay compensation, and zero delay buffering (ZDB) actional mode | | | | | |
| FPGA General-purpose I/Os (GPIOs) | 400 MHz/800 Mbps 6 On-chip termination | cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength | | | | | |
| Low-power high-speed serial interface | Transmit pre-emphase | Sbps integrated transceiver speed sis and receiver equalization infiguration of individual channels | | | | | |
| HPS (Cyclone V SE, SX, and ST devices only) | Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I²C interface, and up to 85 HPS GPIO interfaces | | | | | | |
| | | -general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers ot ROM | | | | | |
| | · | continued | | | | | |

⁽¹⁾ Contact Intel for availability.



| Resource | | Member Code | | | | | | |
|------------------------|-------------|-------------|----|-----------|-----|-----------|--|--|
| | | С3 | C4 | C5 | С7 | C9 | | |
| LVDS | Transmitter | 52 | 84 | 84 | 120 | 140 | | |
| | Receiver | 52 | 84 | 84 | 120 | 140 | | |
| PCIe Hard IP Block | | 1 | 2 | 2 | 2 | 2 | | |
| Hard Memory Controller | | 1 | 2 | 2 | 2 | 2 | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 7. Package Plan for Cyclone V GX Devices

| Member Code | M3 (11) | 801 mm) | M3 (13 i | | M4 (15 | | U3 (15 | | U4 (19 i | |
|----------------|------------|------------|-------------|------|-----------|------|-----------|------|-------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | _ | _ | _ | _ | _ | _ | 144 | 3 | 208 | 3 |
| C4 | 129 | 4 | 175 | 6 | _ | _ | _ | _ | 224 | 6 |
| C5 | 129 | 4 | 175 | 6 | _ | _ | _ | _ | 224 | 6 |
| C7 | _ | _ | _ | _ | 240 | 3 | _ | _ | 240 | 6 |
| C9 | _ | _ | _ | _ | _ | _ | _ | _ | 240 | 5 |

| Member Code | | F484 F672 F896 (23 mm) (31 mm) | | | | | F1152 (35 mm) | |
|----------------|------|--------------------------------|------|------|------|------|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | 208 | 3 | _ | _ | _ | _ | _ | _ |
| C4 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| C5 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| C7 | 240 | 6 | 336 | 9 | 480 | 9 | _ | _ |
| С9 | 224 | 6 | 336 | 9 | 480 | 12 | 560 | 12 |

Cyclone V GT

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information


Product Selector Guide

Provides the latest information about Intel products.



Available Options

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



Maximum Resources

Table 8. Maximum Resource Counts for Cyclone V GT Devices

| Resource | | | Member Code | | | | |
|-----------------------|---------|---------|-------------|-----------|--|--|--|
| | | D5 | D7 | D9 | | | |
| Logic Elements (LE) (| K) | 77 | 150 | 301 | | | |
| ALM | | 29,080 | 56,480 | 113,560 | | | |
| Register | | 116,320 | 225,920 | 454,240 | | | |
| Memory (Kb) | M10K | 4,460 | 6,860 | 12,200 | | | |
| | MLAB | 424 | 836 | 1,717 | | | |
| Variable-precision DS | P Block | 150 | 156 | 342 | | | |
| 18 x 18 Multiplier | | 300 | 312 | 684 | | | |
| PLL | | 6 | 7 | 8 | | | |
| 6 Gbps Transceiver | | 6 | 9 | 12 | | | |
| GPIO ⁽⁵⁾ | | 336 | 480 | 560 | | | |
| LVDS Transmitter | | 84 | 120 | 140 | | | |
| | , | • | | continued | | | |

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | | | |
|------------------------|--|-------------|-----|-----|--|--|
| | | D5 | D7 | D9 | | |
| Receiver | | 84 | 120 | 140 | | |
| PCIe Hard IP Block | | 2 | 2 | 2 | | |
| Hard Memory Controller | | 2 | 2 | 2 | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 9. Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤ 5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | M3 (11 i | | M3 (13 i | | M4 (15 i | | U4: (19 r | |
|----------------|-------------|------|-------------|------|-------------|------|--------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 129 | 4 | 175 | 6 | _ | _ | 224 | 6 |
| D7 | _ | _ | _ | _ | 240 | 3 | 240 | 6 |
| D9 | _ | _ | _ | _ | _ | _ | 240 | 5 |

| Member Code | | F484 F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | | |
|----------------|------|-------------------|------|-----------------|------|------------------|------|--------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| D7 | 240 | 6 | 336 | 9 (6) | 480 | 9 (6) | _ | _ |
| D9 | 224 | 6 | 336 | 9 (6) | 480 | 12 (7) | 560 | 12 (7) |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Cyclone V SE

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices

| Resc | ource | Member Code | | | | | |
|----------------------|-----------|-------------|--------|---------|-----------|--|--|
| | | C2 | C4 | C5 | C6 | | |
| Logic Elements (LE |) (K) | 25 | 40 | 85 | 110 | | |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 | | |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 | | |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 | | |
| | MLAB | 138 | 231 | 480 | 621 | | |
| Variable-precision [| OSP Block | 36 | 84 | 87 | 112 | | |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 | | |
| FPGA PLL | | 5 | 5 | 6 | 6 | | |
| | | | | | continued | | |




Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



Maximum Resources

Table 14. Maximum Resource Counts for Cyclone V ST Devices

| Reso | ource | Membe | r Code |
|------------------------------|-------|---------|-----------|
| | | D5 | D6 |
| Logic Elements (LE) (K) | | 85 | 110 |
| ALM | | 32,070 | 41,910 |
| Register | | 128,300 | 166,036 |
| Memory (Kb) | M10K | 3,970 | 5,570 |
| | MLAB | 480 | 621 |
| Variable-precision DSP Block | | 87 | 112 |
| 18 x 18 Multiplier | | 174 | 224 |
| FPGA PLL | | 6 | 6 |
| HPS PLL | | 3 | 3 |
| 6.144 Gbps Transceiver | | 9 | 9 |
| FPGA GPIO ⁽¹⁰⁾ | | 288 | 288 |
| HPS I/O | | 181 | 181 |
| LVDS Transmitter | | 72 | 72 |
| | | | continued |

⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | |
|--------------------------------|--|-------------|-----------|--|
| | | D5 | D6 | |
| Receiver | | 72 | 72 | |
| PCIe Hard IP Block | | 2 | 2 | |
| FPGA Hard Memory Controller | | 1 | 1 | |
| HPS Hard Memory Controller | | 1 | 1 | |
| Arm Cortex-A9 MPCore Processor | | Dual-core | Dual-core | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 15. Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | F896 (31 mm) | | | | | |
|-------------|-----------------|---------|--------|--|--|--|
| | FPGA GPIO | HPS I/O | XCVR | | | |
| D5 | 288 | 181 | 9 (11) | | | |
| D6 | 288 | 181 | 9 (11) | | | |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.


⁽¹¹⁾ If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



I/O Vertical Migration for Cyclone V Devices

Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note:

To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.


Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

Related Information

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

Variable-Precision DSP Block

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters and general DSP usage | Two 18 x 18 with accumulate | 1 |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1 |

You can configure each DSP block during compilation as independent three 9 \times 9, two 18 \times 18, or one 27 \times 27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant Member Code | | Variable- precision | | | | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder |
|------------------------|----|------------------------|---------------------|-----------------------|-----------------------|-------------------------------------|--------------------------------|
| | | DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Summed with 36 bit Input |
| Cyclone V E | A2 | 25 | 75 | 50 | 25 | 25 | 25 |
| | A4 | 66 | 198 | 132 | 66 | 66 | 66 |
| | A5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | A7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | A9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V | C3 | 57 | 171 | 114 | 57 | 57 | 57 |
| GX | C4 | 70 | 210 | 140 | 70 | 70 | 70 |
| | C5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | C7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | C9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V GT | D5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | D7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | D9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V SE | A2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | A4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | A5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | A6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V SX | C2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | C4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | C5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | | | | | | | continued |



| | Member | M1 | M10K | | MLAB | |
|--------------|--------|-------|--------------|-------|--------------|--------------------|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | Total RAM Bit (Kb) |
| Cyclone V GT | D5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | D7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | D9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| Cyclone V SE | A2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | A4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | A5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | A6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V SX | C2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | C4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | C5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | C6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V ST | D5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | D6 | 553 | 5,530 | 994 | 621 | 6,151 |

Embedded Memory Configurations

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB | 32 | x16, x18, or x20 |
| M10K | 256 | x40 or x32 |
| | 512 | x20 or x16 |
| | 1K | x10 or x8 |
| | 2K | x5 or x4 |
| | 4K | x2 |
| | 8K | x1 |

Clock Networks and PLL Clock Sources

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note:

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



PLL Features

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

Fractional PLL

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

FPGA General Purpose I/O

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- \bullet LVDS output buffer with programmable differential output voltage (V $_{\text{OD}}$) and programmable pre-emphasis
- ullet On-chip parallel termination (R_T OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture




PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

External Memory Interface

This section provides an overview of the external memory interface in Cyclone V devices.

Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO[®] (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

Table 23. Transceiver PCS Features for Cyclone V Devices

| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|--|---|--|--|
| 3-Gbps and 6-Gbps Basic | 0.614 to 6.144 | Phase compensation FIFO Byte serializer 8B/10B encoder Transmitter bit-slip | Word aligner Deskew FIFO Rate-match FIFO 8B/10B decoder Byte deserializer Byte ordering Receiver phase compensation FIFO |
| PCIe Gen1 (x1, x2, x4) | 2.5 and 5.0 | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic |
| PCIe Gen2 (x1, x2, x4) ⁽¹²⁾ | | logic | logic |
| GbE | 1.25 | Custom PHY IP core with preset feature GbE transmitter synchronization state machine | Custom PHY IP core with preset feature GbE receiver synchronization state machine |
| XAUI (13) | 3.125 | Dedicated XAUI PHY IP core | Dedicated XAUI PHY IP core |
| HiGig | 3.75 | XAUI synchronization state machine for bonding four channels | XAUI synchronization state machine for realigning four channels |
| SRIO 1.3 and 2.1 | 1.25 to 3.125 | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 channel bonding | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 deskew state machine |
| SDI, SD/HD, and 3G-SDI | 0.27 ⁽¹⁴⁾ , 1.485, and 2.97 | Custom PHY IP core with preset feature | Custom PHY IP core with preset feature |
| JESD204A | 0.3125 ⁽¹⁵⁾ to 3.125 | | |
| | , | | continued |

⁽¹²⁾ PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

⁽¹³⁾ XAUI is supported through the soft PCS.

 $^{^{(14)}}$ The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

⁽¹⁵⁾ The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



HPS-FPGA AXI Bridges

The HPS-FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows
 the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily
 used for control and status register (CSR) accesses to peripherals in the FPGA
 fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS-FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
 partially reconfigure the FPGA fabric at any time under software control. The HPS
 can also configure other FPGAs on the board through the FPGA configuration
 controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Document Revision History for Cyclone V Device Overview

| Document Version | Changes |
|---------------------|--|
| 2018.05.07 | Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams. Rebranded as Intel. |

| Date | Version | Changes |
|---------------|------------|--|
| December 2017 | 2017.12.18 | Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices. |
| June 2016 | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram. |
| December 2015 | 2015.12.21 | Added descriptions to package plan tables for Cyclone V GT and ST devices. Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |
| June 2015 | 2015.06.12 | Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. Updated logic elements (LE) (K) for the following devices: Cyclone V E A7: Updated from 149.5 to 150 Cyclone V GX C3: Updated from 35.5 to 36 Cyclone V GX C7: Updated from 149.7 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: Cyclone V GX C3: Updated from 291 to 182 Cyclone V GX C4: Updated from 678 to 424 Cyclone V GX C5: Updated from 1,338 to 836 Cyclone V GX C9: Updated from 2,748 to 1,717 |
| | | continued |



| Date | Version | Changes |
|---------------|------------|---|
| | | Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6. Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices. Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices. Removed '36 x 36' from the Variable-Precision DSP Block. Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices. Updated Figure 7 which shows the I/O vertical migration table. Updated Table 17 for Cyclone V SX C4 device. Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices. Removed 'Counter reconfiguration' from the PLL Features. Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature. |
| December 2012 | 2012.12.28 | Updated the pin counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth. |
| November 2012 | 2012.11.19 | Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and ST. Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. |
| July 2012 | 2.1 | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) |
| June 2012 | 2.0 | Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. |



| Date | Version | Changes |
|---------------|---------|--|
| | | Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10. Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections. Text edits throughout the document. |
| February 2012 | 1.2 | Updated Table 1-2, Table 1-3, and Table 1-6. Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15. Updated Figure 1-1 and Figure 1-6. |
| November 2011 | 1.1 | Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6. Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8. Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20. Minor text edits. |
| October 2011 | 1.0 | Initial release. |