



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 18868   |
| Number of Logic Elements/Cells | 50000   |
| Total RAM Bits                 | 2862080   |
| Number of I/O                  | 240   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.07V ~ 1.13V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BGA   |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5cgxfc4c7f23c8n">https://www.e-xfl.com/product-detail/intel/5cgxfc4c7f23c8n</a> |



## Available Options

**Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices**

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



## Maximum Resources

**Table 4. Maximum Resource Counts for Cyclone V E Devices**

| Resource                     |             | Member Code |        |         |         |         |
|------------------------------|-------------|-------------|--------|---------|---------|---------|
|                              |             | A2          | A4     | A5      | A7      | A9      |
| Logic Elements (LE) (K)      |             | 25          | 49     | 77      | 150     | 301     |
| ALM                          |             | 9,430       | 18,480 | 29,080  | 56,480  | 113,560 |
| Register                     |             | 37,736      | 73,920 | 116,320 | 225,920 | 454,240 |
| Memory (Kb)                  | M10K        | 1,760       | 3,080  | 4,460   | 6,860   | 12,200  |
|                              | MLAB        | 196         | 303    | 424     | 836     | 1,717   |
| Variable-precision DSP Block |             | 25          | 66     | 150     | 156     | 342     |
| 18 x 18 Multiplier           |             | 50          | 132    | 300     | 312     | 684     |
| PLL                          |             | 4           | 4      | 6       | 7       | 8       |
| GPIO                         |             | 224         | 224    | 240     | 480     | 480     |
| LVDS                         | Transmitter | 56          | 56     | 60      | 120     | 120     |
|                              | Receiver    | 56          | 56     | 60      | 120     | 120     |
| Hard Memory Controller       |             | 1           | 1      | 2       | 2       | 2       |



### Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

### Package Plan

**Table 5. Package Plan for Cyclone V E Devices**

| Member Code | M383<br>(13 mm) | M484<br>(15 mm) | U324<br>(15 mm) | F256<br>(17 mm) | U484<br>(19 mm) | F484<br>(23 mm) | F672<br>(27 mm) | F896<br>(31 mm) |
|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
|             | GPIO            | GPIO            | GPIO            | GPIO            | GPIO            | GPIO            | GPIO            | GPIO            |
| A2          | 223             | —               | 176             | 128             | 224             | 224             | —               | —               |
| A4          | 223             | —               | 176             | 128             | 224             | 224             | —               | —               |
| A5          | 175             | —               | —               | —               | 224             | 240             | —               | —               |
| A7          | —               | 240             | —               | —               | 240             | 240             | 336             | 480             |
| A9          | —               | —               | —               | —               | 240             | 224             | 336             | 480             |

### Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### Related Information

[Product Selector Guide](#)

Provides the latest information about Intel products.



| Resource               |             | Member Code |    |    |     |     |
|------------------------|-------------|-------------|----|----|-----|-----|
|                        |             | C3          | C4 | C5 | C7  | C9  |
| LVDS                   | Transmitter | 52          | 84 | 84 | 120 | 140 |
|                        | Receiver    | 52          | 84 | 84 | 120 | 140 |
| PCIe Hard IP Block     |             | 1           | 2  | 2  | 2   | 2   |
| Hard Memory Controller |             | 1           | 2  | 2  | 2   | 2   |

### Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

## Package Plan

**Table 7. Package Plan for Cyclone V GX Devices**

| Member Code | M301<br>(11 mm) |      | M383<br>(13 mm) |      | M484<br>(15 mm) |      | U324<br>(15 mm) |      | U484<br>(19 mm) |      |
|-------------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
|             | GPIO            | XCVR | GPIO            | XCVR | GPIO            | XCVR | GPIO            | XCVR | GPIO            | XCVR |
| C3          | —               | —    | —               | —    | —               | —    | 144             | 3    | 208             | 3    |
| C4          | 129             | 4    | 175             | 6    | —               | —    | —               | —    | 224             | 6    |
| C5          | 129             | 4    | 175             | 6    | —               | —    | —               | —    | 224             | 6    |
| C7          | —               | —    | —               | —    | 240             | 3    | —               | —    | 240             | 6    |
| C9          | —               | —    | —               | —    | —               | —    | —               | —    | 240             | 5    |

| Member Code | F484<br>(23 mm) |      | F672<br>(27 mm) |      | F896<br>(31 mm) |      | F1152<br>(35 mm) |      |
|-------------|-----------------|------|-----------------|------|-----------------|------|------------------|------|
|             | GPIO            | XCVR | GPIO            | XCVR | GPIO            | XCVR | GPIO             | XCVR |
| C3          | 208             | 3    | —               | —    | —               | —    | —                | —    |
| C4          | 240             | 6    | 336             | 6    | —               | —    | —                | —    |
| C5          | 240             | 6    | 336             | 6    | —               | —    | —                | —    |
| C7          | 240             | 6    | 336             | 9    | 480             | 9    | —                | —    |
| C9          | 224             | 6    | 336             | 9    | 480             | 12   | 560              | 12   |

## Cyclone V GT


This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### Related Information

[Product Selector Guide](#)

Provides the latest information about Intel products.



## Cyclone V SE

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### Related Information

#### Product Selector Guide


Provides the latest information about Intel products.

## Available Options

### Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





## Maximum Resources

**Table 10. Maximum Resource Counts for Cyclone V SE Devices**

| Resource                       |             | Member Code          |                      |                      |                      |
|--------------------------------|-------------|----------------------|----------------------|----------------------|----------------------|
|                                |             | A2                   | A4                   | A5                   | A6                   |
| Logic Elements (LE) (K)        |             | 25                   | 40                   | 85                   | 110                  |
| ALM                            |             | 9,430                | 15,880               | 32,070               | 41,910               |
| Register                       |             | 37,736               | 60,376               | 128,300              | 166,036              |
| Memory (Kb)                    | M10K        | 1,400                | 2,700                | 3,970                | 5,570                |
|                                | MLAB        | 138                  | 231                  | 480                  | 621                  |
| Variable-precision DSP Block   |             | 36                   | 84                   | 87                   | 112                  |
| 18 x 18 Multiplier             |             | 72                   | 168                  | 174                  | 224                  |
| FPGA PLL                       |             | 5                    | 5                    | 6                    | 6                    |
| HPS PLL                        |             | 3                    | 3                    | 3                    | 3                    |
| FPGA GPIO                      |             | 145                  | 145                  | 288                  | 288                  |
| HPS I/O                        |             | 181                  | 181                  | 181                  | 181                  |
| LVDS                           | Transmitter | 32                   | 32                   | 72                   | 72                   |
|                                | Receiver    | 37                   | 37                   | 72                   | 72                   |
| FPGA Hard Memory Controller    |             | 1                    | 1                    | 1                    | 1                    |
| HPS Hard Memory Controller     |             | 1                    | 1                    | 1                    | 1                    |
| Arm Cortex-A9 MPCore Processor |             | Single- or dual-core | Single- or dual-core | Single- or dual-core | Single- or dual-core |

### Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)


Provides the number of LVDS channels in each device package.

## Package Plan

**Table 11. Package Plan for Cyclone V SE Devices**

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U484<br>(19 mm) |         | U672<br>(23 mm) |         | F896<br>(31 mm) |         |
|-------------|-----------------|---------|-----------------|---------|-----------------|---------|
|             | FPGA GPIO       | HPS I/O | FPGA GPIO       | HPS I/O | FPGA GPIO       | HPS I/O |
| A2          | 66              | 151     | 145             | 181     | —               | —       |
| A4          | 66              | 151     | 145             | 181     | —               | —       |
| A5          | 66              | 151     | 145             | 181     | 288             | 181     |
| A6          | 66              | 151     | 145             | 181     | 288             | 181     |



| Resource                       |             | Member Code |           |                  |                  |
|--------------------------------|-------------|-------------|-----------|------------------|------------------|
|                                |             | C2          | C4        | C5               | C6               |
| HPS PLL                        |             | 3           | 3         | 3                | 3                |
| 3 Gbps Transceiver             |             | 6           | 6         | 9                | 9                |
| FPGA GPIO <sup>(8)</sup>       |             | 145         | 145       | 288              | 288              |
| HPS I/O                        |             | 181         | 181       | 181              | 181              |
| LVDS                           | Transmitter | 32          | 32        | 72               | 72               |
|                                | Receiver    | 37          | 37        | 72               | 72               |
| PCIe Hard IP Block             |             | 2           | 2         | 2 <sup>(9)</sup> | 2 <sup>(9)</sup> |
| FPGA Hard Memory Controller    |             | 1           | 1         | 1                | 1                |
| HPS Hard Memory Controller     |             | 1           | 1         | 1                | 1                |
| Arm Cortex-A9 MPCore Processor |             | Dual-core   | Dual-core | Dual-core        | Dual-core        |

### Related Information

#### True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## Package Plan

**Table 13. Package Plan for Cyclone V SX Devices**

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U672<br>(23 mm) |         |      | F896<br>(31 mm) |         |      |
|-------------|-----------------|---------|------|-----------------|---------|------|
|             | FPGA GPIO       | HPS I/O | XCVR | FPGA GPIO       | HPS I/O | XCVR |
| C2          | 145             | 181     | 6    | —               | —       | —    |
| C4          | 145             | 181     | 6    | —               | —       | —    |
| C5          | 145             | 181     | 6    | 288             | 181     | 9    |
| C6          | 145             | 181     | 6    | 288             | 181     | 9    |


## Cyclone V ST

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9)</sup> 1 PCIe Hard IP Block in U672 package.




## Related Information

### Product Selector Guide

Provides the latest information about Intel products.

## Available Options

**Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices**



## Maximum Resources

**Table 14. Maximum Resource Counts for Cyclone V ST Devices**

| Resource                     |             | Member Code |         |
|------------------------------|-------------|-------------|---------|
|                              |             | D5          | D6      |
| Logic Elements (LE) (K)      |             | 85          | 110     |
| ALM                          |             | 32,070      | 41,910  |
| Register                     |             | 128,300     | 166,036 |
| Memory (Kb)                  | M10K        | 3,970       | 5,570   |
|                              | MLAB        | 480         | 621     |
| Variable-precision DSP Block |             | 87          | 112     |
| 18 x 18 Multiplier           |             | 174         | 224     |
| FPGA PLL                     |             | 6           | 6       |
| HPS PLL                      |             | 3           | 3       |
| 6.144 Gbps Transceiver       |             | 9           | 9       |
| FPGA GPIO <sup>(10)</sup>    |             | 288         | 288     |
| HPS I/O                      |             | 181         | 181     |
| LVDS                         | Transmitter | 72          | 72      |

*continued...*






























































































<sup>(10)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



## I/O Vertical Migration for Cyclone V Devices

**Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities**

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.

| Variant      | Member Code | Package   |   |      |   |   |   |   |   |   |   |       |
|--------------|-------------|---|---|------|---|---|---|---|---|---|---|-------|
|              |             | M301  | M383  | M484 | F256  | U324  | U484  | F484  | U672  | F672  | F896  | F1152 |
| Cyclone V E  | A2          |   |   |      |  |  |    |  |   |   |   |       |
|              | A4          |   |   |      |  |  |    |  |   |   |   |       |
|              | A5          |   |    |      |   |   |    |  |   |   |   |       |
|              | A7          |   |   |      |   |   |    |  |   |    |    |       |
|              | A9          |   |   |      |   |   |    |  |   |    |    |       |
| Cyclone V GX | C3          |   |   |      |   |   |    |  |   |    |    |       |
|              | C4          |   |   |      |   |   |    |  |   |    |   |       |
|              | C5          |   |   |      |   |   |    |  |   |    |   |       |
|              | C7          |   |   |      |   |   |    |  |   |    |    |       |
|              | C9          |   |   |      |   |   |    |  |   |    |    |       |
| Cyclone V GT | D5          |   |   |      |   |   |    |  |   |    |    |       |
|              | D7          |   |   |      |   |   |    |  |   |    |    |       |
|              | D9          |   |   |      |   |   |    |  |   |    |    |       |
| Cyclone V SE | A2          |   |   |      |   |   |  |   |   |   |   |       |
|              | A4          |   |   |      |   |   |  |   |   |   |   |       |
|              | A5          |   |   |      |   |   |  |   |   |   |  |       |
|              | A6          |   |   |      |   |   |  |   |   |   |  |       |
| Cyclone V SX | C2          |   |   |      |   |   |  |   |   |   |   |       |
|              | C4          |   |   |      |   |   |  |   |   |   |   |       |
|              | C5          |   |   |      |   |   |  |   |   |   |  |       |
|              | C6          |   |   |      |   |   |  |   |   |   |  |       |
| Cyclone V ST | D5          |   |   |      |   |   |   |   |   |  |  |       |
|              | D6          |   |   |      |   |   |   |   |   |  |  |       |

You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.


**Note:** To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

## Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.

**Figure 8. ALM for Cyclone V Devices**



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### Related Information

[Embedded Memory Capacity in Cyclone V Devices](#) on page 21  
Lists the embedded memory capacity for each device.

## Variable-Precision DSP Block

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiply-accumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software

**Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices**


| Usage Example   | Multiplier Size (Bit)       | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications        | Three 9 x 9                 | 1                  |
| Medium precision fixed point in FIR filters             | Two 18 x 18                 | 1                  |
| FIR filters and general DSP usage                       | Two 18 x 18 with accumulate | 1                  |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1                  |

You can configure each DSP block during compilation as independent three 9 x 9, two 18 x 18, or one 27 x 27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

**Table 17. Number of Multipliers in Cyclone V Devices**

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant      | Member Code | Variable-precision DSP Block | Independent Input and Output Multiplications Operator |                    |                    | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder Summed with 36 bit Input |
|--------------|-------------|------------------------------|---|--------------------|--------------------|-------------------------------|---|
|              |             |                              | 9 x 9 Multiplier                                      | 18 x 18 Multiplier | 27 x 27 Multiplier |                               |   |
| Cyclone V E  | A2          | 25                           | 75  | 50                 | 25                 | 25                            | 25  |
|              | A4          | 66                           | 198   | 132                | 66                 | 66                            | 66  |
|              | A5          | 150                          | 450   | 300                | 150                | 150                           | 150   |
|              | A7          | 156                          | 468   | 312                | 156                | 156                           | 156   |
|              | A9          | 342                          | 1,026   | 684                | 342                | 342                           | 342   |
| Cyclone V GX | C3          | 57                           | 171   | 114                | 57                 | 57                            | 57  |
|              | C4          | 70                           | 210   | 140                | 70                 | 70                            | 70  |
|              | C5          | 150                          | 450   | 300                | 150                | 150                           | 150   |
|              | C7          | 156                          | 468   | 312                | 156                | 156                           | 156   |
|              | C9          | 342                          | 1,026   | 684                | 342                | 342                           | 342   |
| Cyclone V GT | D5          | 150                          | 450   | 300                | 150                | 150                           | 150   |
|              | D7          | 156                          | 468   | 312                | 156                | 156                           | 156   |
|              | D9          | 342                          | 1,026   | 684                | 342                | 342                           | 342   |
| Cyclone V SE | A2          | 36                           | 108   | 72                 | 36                 | 36                            | 36  |
|              | A4          | 84                           | 252   | 168                | 84                 | 84                            | 84  |
|              | A5          | 87                           | 261   | 174                | 87                 | 87                            | 87  |
|              | A6          | 112                          | 336   | 224                | 112                | 112                           | 112   |
| Cyclone V SX | C2          | 36                           | 108   | 72                 | 36                 | 36                            | 36  |
|              | C4          | 84                           | 252   | 168                | 84                 | 84                            | 84  |
|              | C5          | 87                           | 261   | 174                | 87                 | 87                            | 87  |
| continued... |             |                              |   |                    |                    |                               |   |



| Variant      | Member Code | Variable-precision DSP Block | Independent Input and Output Multiplications Operator |                    |                    | 18 x 18 Multiplier Adder Mode | 18 x 18 Multiplier Adder Summed with 36 bit Input |
|--------------|-------------|------------------------------|---|--------------------|--------------------|-------------------------------|---|
|              |             |                              | 9 x 9 Multiplier                                      | 18 x 18 Multiplier | 27 x 27 Multiplier |                               |   |
|              | C6          | 112                          | 336   | 224                | 112                | 112                           | 112   |
| Cyclone V ST | D5          | 87                           | 261   | 174                | 87                 | 87                            | 87  |
|              | D6          | 112                          | 336   | 224                | 112                | 112                           | 112   |

## Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

## Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

## Embedded Memory Capacity in Cyclone V Devices

**Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices**

| Variant      | Member Code | M10K  |              | MLAB  |              | Total RAM Bit (Kb) |
|--------------|-------------|-------|--------------|-------|--------------|--------------------|
|              |             | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) |                    |
| Cyclone V E  | A2          | 176   | 1,760        | 314   | 196          | 1,956              |
|              | A4          | 308   | 3,080        | 485   | 303          | 3,383              |
|              | A5          | 446   | 4,460        | 679   | 424          | 4,884              |
|              | A7          | 686   | 6,860        | 1338  | 836          | 7,696              |
|              | A9          | 1,220 | 12,200       | 2748  | 1,717        | 13,917             |
| Cyclone V GX | C3          | 135   | 1,350        | 291   | 182          | 1,532              |
|              | C4          | 250   | 2,500        | 678   | 424          | 2,924              |
|              | C5          | 446   | 4,460        | 678   | 424          | 4,884              |
|              | C7          | 686   | 6,860        | 1338  | 836          | 7,696              |
|              | C9          | 1,220 | 12,200       | 2748  | 1,717        | 13,917             |
| continued... |             |       |              |       |              |                    |



## PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO® (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

**Table 23. Transceiver PCS Features for Cyclone V Devices**

| PCS Support                            | Data Rates (Gbps)                      | Transmitter Data Path Feature  | Receiver Data Path Feature   |
|--|--|--|--|
| 3-Gbps and 6-Gbps Basic                | 0.614 to 6.144                         | <ul style="list-style-type: none"> <li>Phase compensation FIFO</li> <li>Byte serializer</li> <li>8B/10B encoder</li> <li>Transmitter bit-slip</li> </ul> | <ul style="list-style-type: none"> <li>Word aligner</li> <li>Deskew FIFO</li> <li>Rate-match FIFO</li> <li>8B/10B decoder</li> <li>Byte deserializer</li> <li>Byte ordering</li> <li>Receiver phase compensation FIFO</li> </ul> |
| PCIe Gen1 (x1, x2, x4)                 | 2.5 and 5.0                            | <ul style="list-style-type: none"> <li>Dedicated PCIe PHY IP core</li> <li>PIPE 2.0 interface to the core logic</li> </ul>                               | <ul style="list-style-type: none"> <li>Dedicated PCIe PHY IP core</li> <li>PIPE 2.0 interface to the core logic</li> </ul>   |
| PCIe Gen2 (x1, x2, x4) <sup>(12)</sup> |  |  |  |
| GbE                                    | 1.25                                   | <ul style="list-style-type: none"> <li>Custom PHY IP core with preset feature</li> <li>GbE transmitter synchronization state machine</li> </ul>          | <ul style="list-style-type: none"> <li>Custom PHY IP core with preset feature</li> <li>GbE receiver synchronization state machine</li> </ul>   |
| XAUI <sup>(13)</sup>                   | 3.125                                  | <ul style="list-style-type: none"> <li>Dedicated XAUI PHY IP core</li> <li>XAUI synchronization state machine for bonding four channels</li> </ul>       | <ul style="list-style-type: none"> <li>Dedicated XAUI PHY IP core</li> <li>XAUI synchronization state machine for realigning four channels</li> </ul>  |
| HiGig                                  | 3.75                                   |  |  |
| SRIO 1.3 and 2.1                       | 1.25 to 3.125                          | <ul style="list-style-type: none"> <li>Custom PHY IP core with preset feature</li> <li>SRIO version 2.1-compliant x2 and x4 channel bonding</li> </ul>   | <ul style="list-style-type: none"> <li>Custom PHY IP core with preset feature</li> <li>SRIO version 2.1-compliant x2 and x4 deskew state machine</li> </ul>  |
| SDI, SD/HD, and 3G-SDI                 | 0.27 <sup>(14)</sup> , 1.485, and 2.97 | Custom PHY IP core with preset feature   | Custom PHY IP core with preset feature   |
| JESD204A                               | 0.3125 <sup>(15)</sup> to 3.125        |  |  |

*continued...*


<sup>(12)</sup> PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

<sup>(13)</sup> XAUI is supported through the soft PCS.

<sup>(14)</sup> The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

<sup>(15)</sup> The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

**Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor**



## System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.

## HPS-FPGA AXI Bridges

The HPS-FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI™) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS-FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

## HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon® Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

## FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



**Note:** Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

#### **Related Information**

##### [Cyclone V Device Family Pin Connection Guidelines](#)

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

## **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks®, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

#### **Related Information**

##### [International Altera Sales Support Offices](#)

## **Dynamic and Partial Reconfiguration**

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

### **Dynamic Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

### **Partial Reconfiguration**

**Note:** The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Intel simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Intel Quartus Prime design software. With the Intel solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

## Enhanced Configuration and Configuration via Protocol

Cyclone V devices support 1.8 V, 2.5 V, 3.0 V, and 3.3 V programming voltages and several configuration schemes.

**Table 24. Configuration Schemes and Features Supported by Cyclone V Devices**

| Mode   | Data Width           | Max Clock Rate (MHz) | Max Data Rate (Mbps) | Decompression | Design Security | Partial Reconfiguration <sup>(18)</sup> | Remote System Update  |
|--|----------------------|----------------------|----------------------|---------------|-----------------|---|-----------------------|
| AS through the EPCS and EPCQ serial configuration device | 1 bit, 4 bits        | 100                  | —                    | Yes           | Yes             | —                                       | Yes                   |
| PS through CPLD or external microcontroller              | 1 bit                | 125                  | 125                  | Yes           | Yes             | —                                       | —                     |
| FPP  | 8 bits               | 125                  | —                    | Yes           | Yes             | —                                       | Parallel flash loader |
|  | 16 bits              | 125                  | —                    | Yes           | Yes             | Yes                                     |                       |
| CvP (PCIe)   | x1, x2, and x4 lanes | —                    | —                    | Yes           | Yes             | Yes                                     | —                     |
| JTAG   | 1 bit                | 33                   | 33                   | —             | —               | —                                       | —                     |

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### Related Information

[Configuration via Protocol \(CvP\) Implementation in Intel FPGAs User Guide](#)

Provides more information about CvP.

<sup>(18)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



## Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

## Document Revision History for Cyclone V Device Overview

| Document Version | Changes   |
|------------------|---|
| 2018.05.07       | <ul style="list-style-type: none"> <li>• Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the <i>Sample Ordering Code and Available Options</i> diagrams.</li> <li>• Rebranded as Intel.</li> </ul> |

| Date          | Version    | Changes  |
|---------------|------------|--|
| December 2017 | 2017.12.18 | <ul style="list-style-type: none"> <li>• Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.</li> </ul>   |
| June 2016     | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.   |
| December 2015 | 2015.12.21 | <ul style="list-style-type: none"> <li>• Added descriptions to package plan tables for Cyclone V GT and ST devices.</li> <li>• Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>  |
| June 2015     | 2015.06.12 | <ul style="list-style-type: none"> <li>• Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.</li> <li>• Updated logic elements (LE) (K) for the following devices: <ul style="list-style-type: none"> <li>— Cyclone V E A7: Updated from 149.5 to 150</li> <li>— Cyclone V GX C3: Updated from 35.5 to 36</li> <li>— Cyclone V GX C7: Updated from 149.7 to 150</li> <li>— Cyclone V GT D7: Updated from 149.5 to 150</li> </ul> </li> <li>• Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: <ul style="list-style-type: none"> <li>— Cyclone V GX C3: Updated from 291 to 182</li> <li>— Cyclone V GX C4: Updated from 678 to 424</li> <li>— Cyclone V GX C5: Updated from 678 to 424</li> <li>— Cyclone V GX C7: Updated from 1,338 to 836</li> <li>— Cyclone V GX C9: Updated from 2,748 to 1,717</li> </ul> </li> </ul> |

*continued...*



| Date         | Version    | Changes  |
|--------------|------------|--|
|              |            | <ul style="list-style-type: none"><li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:<ul style="list-style-type: none"><li>Cyclone V GX C3: Updated from 181 to 182</li><li>Cyclone V GX C4: Updated from 295 to 424</li></ul></li><li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:<ul style="list-style-type: none"><li>Cyclone V GX C3: Updated from 1,531 to 1,532</li><li>Cyclone V GX C4: Updated from 2,795 to 2,924</li></ul></li><li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:<ul style="list-style-type: none"><li>Cyclone V GX C4: Updated from 472 to 678</li><li>Cyclone V GX C5: Updated from 679 to 678</li></ul></li></ul>   |
| March 2015   | 2015.03.31 | <ul style="list-style-type: none"><li>Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.</li><li>Added optional suffix "SC: Internal scrubbing support" to the following diagrams:<ul style="list-style-type: none"><li>Sample Ordering Code and Available Options for Cyclone V E Devices</li><li>Sample Ordering Code and Available Options for Cyclone V GX Devices</li><li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li><li>Sample Ordering Code and Available Options for Cyclone V SX Devices</li></ul></li></ul>   |
| January 2015 | 2015.01.23 | <ul style="list-style-type: none"><li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.<ul style="list-style-type: none"><li>Operating Temperature: Removed C and A temperature grades</li><li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li></ul></li><li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:<ul style="list-style-type: none"><li>Device Variants for the Cyclone V Device Family table</li><li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li><li>Maximum Resource Counts for Cyclone V ST Devices</li></ul></li><li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.<ul style="list-style-type: none"><li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li><li>Variable-precision DSP block: Updated from 51 to 57</li><li>18 x 18 multiplier: Updated from 102 to 114</li></ul></li><li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.<ul style="list-style-type: none"><li>Variableprecision DSP Block: Updated from 51 to 57</li><li>9 x 9 Multiplier: Updated from 153 to 171</li><li>18 x 18 Multiplier: Updated from 102 to 114</li><li>27 x 27 Multiplier: Updated from 51 to 57</li><li>18 x 18 Multiplier Adder Mode: Updated from 51 to 57</li><li>18 x 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57</li></ul></li><li>Updated Embedded Memory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.<ul style="list-style-type: none"><li>M10K block: Updated from 119 to 135</li><li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li><li>MLAB block: Updated from 255 to 291</li><li>MLAB RAM bit (Kb): Updated from 159 to 181</li><li>Total RAM bit (Kb): Updated from 1,349 to 1,531</li></ul></li></ul> |
| October 2014 | 2014.10.06 | Added a footnote to the "Transceiver PCS Features for Cyclone V Devices" table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices.  |
| continued... |            |  |



| Date          | Version    | Changes   |
|---------------|------------|---|
|               |            | <ul style="list-style-type: none"> <li>Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.</li> <li>Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.</li> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> <li>Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.</li> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> <li>Updated Figure 7 which shows the I/O vertical migration table.</li> <li>Updated Table 17 for Cyclone V SX C4 device.</li> <li>Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.</li> <li>Removed 'Counter reconfiguration' from the PLL Features.</li> <li>Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.</li> <li>Removed 'Distributed Memory' symbol.</li> <li>Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.</li> <li>Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.</li> <li>Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.</li> <li>Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.</li> <li>Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.</li> </ul> |
| December 2012 | 2012.12.28 | <ul style="list-style-type: none"> <li>Updated the pin counts for the MBGA packages.</li> <li>Updated the GPIO and transceiver counts for the MBGA packages.</li> <li>Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.</li> <li>Updated the vertical migration table for vertical migration of the U484 packages.</li> <li>Updated the MLAB supported programmable widths at 32 bits depth.</li> </ul>   |
| November 2012 | 2012.11.19 | <ul style="list-style-type: none"> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> </ul>   |
| July 2012     | 2.1        | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)   |
| June 2012     | 2.0        | <ul style="list-style-type: none"> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18.</li> </ul>  |

**continued...**



| Date          | Version | Changes  |
|---------------|---------|--|
|               |         | <ul style="list-style-type: none"> <li>Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.</li> <li>Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.</li> <li>Text edits throughout the document.</li> </ul>  |
| February 2012 | 1.2     | <ul style="list-style-type: none"> <li>Updated Table 1-2, Table 1-3, and Table 1-6.</li> <li>Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15.</li> <li>Updated Figure 1-1 and Figure 1-6.</li> </ul>   |
| November 2011 | 1.1     | <ul style="list-style-type: none"> <li>Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6.</li> <li>Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8.</li> <li>Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20.</li> <li>Minor text edits.</li> </ul> |
| October 2011  | 1.0     | Initial release.   |