
# E·XFL

# Intel - 5CGXFC4F6M11C6N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	18868
Number of Logic Elements/Cells	50000
Total RAM Bits	2862080
Number of I/O	129
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	301-TFBGA
Supplier Device Package	301-MBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cgxfc4f6m11c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Cyclone V Device Overview**

The Cyclone<sup>®</sup> V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

# **Key Advantages of Cyclone V Devices**

#### Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	<ul> <li>Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks</li> <li>Up to 40% lower power consumption than the previous generation device</li> </ul>
Improved logic integration and differentiation capabilities	<ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 13.59 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> </ul>
Increased bandwidth capacity	<ul><li>3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers</li><li>Hard memory controllers</li></ul>
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	<ul> <li>Requires only two core voltages to operate</li> <li>Available in low-cost wirebond packaging</li> <li>Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration</li> </ul>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# **Summary of Cyclone V Features**

# Table 2. Summary of Features for Cyclone V Devices

Feature		Description						
Technology	<ul><li>TSMC's 28-nm low-p</li><li>1.1 V core voltage</li></ul>	ower (28LP) process technology						
Packaging	<ul> <li>Multiple device densi different device dens</li> </ul>	Multiple device densities with compatible package footprints for seamless migration between different device densities						
High-performance FPGA fabric	Enhanced 8-input ALM w	vith four registers						
Internal memory blocks		b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory						
Embedded Hard IP blocks	Variable-precision DSP	<ul> <li>Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block</li> <li>64-bit accumulator and cascade</li> <li>Embedded internal coefficient memory</li> <li>Preadder/subtractor for improved efficiency</li> </ul>						
	Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support							
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port						
Clock networks	, , , ,	l clock network d peripheral clock networks are not used can be powered down to reduce dynamic power						
Phase-locked loops (PLLs)	<ul><li> Precision clock synth</li><li> Integer mode and fra</li></ul>	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode						
FPGA General-purpose I/Os (GPIOs)	<ul><li>400 MHz/800 Mbps e</li><li>On-chip termination</li></ul>	cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength						
Low-power high-speed serial interface	Transmit pre-emphase	ibps integrated transceiver speed sis and receiver equalization nfiguration of individual channels						
HPS (Cyclone V SE, SX, and ST devices only)	<ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency wit support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul>							
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers						
		continued						


<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



# **Available Options**

#### Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



## **Maximum Resources**

#### Table 4. Maximum Resource Counts for Cyclone V E Devices


Res	ource			Member Code		
		A2	A4	A5	A7	A9
Logic Elements	(LE) (K)	25	49	77	150	301
ALM		9,430	18,480	29,080	56,480	113,560
Register		37,736	73,920	116,320	225,920	454,240
Memory (Kb)	M10K	1,760	3,080	4,460	6,860	12,200
	MLAB	196	303	424	836	1,717
Variable-precisi	on DSP Block	25	66	150	156	342
18 x 18 Multipli	er	50	132	300	312	684
PLL		4	4	6	7	8
GPIO		224	224	240	480	480
LVDS	Transmitter	56	56	60	120	120
Receiver		56	56	60	120	120
Hard Memory C	ontroller	1	1	2	2	2



# **Available Options**

#### Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



# **Maximum Resources**

## Table 6. Maximum Resource Counts for Cyclone V GX Devices

Reso	ource			Member Code		
		C3	C4	C5	C7	C9
Logic Elements	(LE) (K)	36	50	77	150	301
ALM		13,460	18,860	29,080	56,480	113,560
Register		53,840	75,440	116,320	225,920	454,240
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200
	MLAB	182	424	424	836	1,717
Variable-precisio	on DSP Block	57	70	150	156	342
18 x 18 Multiplie	er	114	140	300	312	684
PLL		4	6	6	7	8
3 Gbps Transceiver		3	6	6	9	12
GPIO <sup>(4)</sup>		208	336	336	480	560
		•	1	1	1	continued

<sup>&</sup>lt;sup>(4)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus<sup>®</sup> Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code							
		C3	C4	C5	C7	С9			
LVDS	Transmitter	52	84	84	120	140			
	Receiver	52	84	84	120	140			
PCIe Hard IP Blo	PCIe Hard IP Block		2	2	2	2			
Hard Memory Co	Hard Memory Controller		2	2	2	2			

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

# Package Plan

#### Table 7. Package Plan for Cyclone V GX Devices

Member Code	M3 (11 i		M3 (13 I		M4 (15 i		U3 (15 i		U4 (19 1	84 mm)
	GPIO	XCVR								
C3	_	_	_	_	_	_	144	3	208	3
C4	129	4	175	6	_	_	_	-	224	6
C5	129	4	175	6	_	_	_	_	224	6
C7	—	—	—	—	240	3	—		240	6
C9	_	_	_	_	_	_	_		240	5

Member Code		F484 (23 mm) (		F672         F8           (27 mm)         (31 min)		96 mm)	F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	208	3	_	_	_	_	_	-
C4	240	6	336	6	_	_	_	-
C5	240	6	336	6	_	_	_	-
C7	240	6	336	9	480	9	_	-
C9	224	6	336	9	480	12	560	12

# **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### Product Selector Guide

Provides the latest information about Intel products.



Resource		Member Code					
		D5	D7	D9			
	Receiver		120	140			
PCIe Hard IP Block	PCIe Hard IP Block		2	2			
Hard Memory Controller	-	2	2	2			

## **Related Information**

# True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

#### Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	M301 M383 (11 mm) (13 mm)		M484 (15 mm)		U484 (19 mm)			
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	—	—	—	_	—		240	5

Member Code	F484 (23 mm)				F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 ( <del>6</del> )	480	9 ( <del>6</del> )	—	—
D9	224	6	336	9 ( <del>6</del> )	480	12 (7)	560	12 (7)

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



# **Cyclone V SE**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### Product Selector Guide


Provides the latest information about Intel products.

## **Available Options**

#### Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





# **Maximum Resources**

#### Table 10. Maximum Resource Counts for Cyclone V SE Devices

Res	ource		Ме	mber Code	
		A2	A4	A5	A6
Logic Elements (LE) (K)		25	40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precisio	n DSP Block	36	84	87	112
18 x 18 Multiplie	r	72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
	Receiver	37	37	72	72
FPGA Hard Memo	ory Controller	1	1	1	1
HPS Hard Memory Controller		1	1	1	1
Arm Cortex-A9 M	IPCore Processor	Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

# **Package Plan**

#### Table 11.Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)		U672 (23 mm)		F896 (31 mm)	
	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181

#### Cyclone V Device Overview CV-51001 | 2018.05.07



Resource		Member Code					
		C2	C4	C5	C6		
HPS PLL		3	3	3	3		
3 Gbps Transce	iver	6	6	9	9		
FPGA GPIO <sup>(8)</sup>		145	145	288	288		
HPS I/O		181	181	181	181		
LVDS	Transmitter	32	32	72	72		
	Receiver	37	37	72	72		
PCIe Hard IP Block		2	2	2 <sup>(9)</sup>	2 (9)		
FPGA Hard Memory Controller		1	1	1	1		
HPS Hard Memory Controller		1	1	1	1		
Arm Cortex-A9	MPCore Processor	Dual-core	Dual-core	Dual-core	Dual-core		

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

# **Package Plan**

## Table 13.Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U672 (23 mm)				F896 (31 mm)	
	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR
C2	145	181	6	_	-	_
C4	145	181	6	_	-	_
C5	145	181	6	288	181	9
C6	145	181	6	288	181	9

# **Cyclone V ST**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>&</sup>lt;sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>&</sup>lt;sup>(9)</sup> 1 PCIe Hard IP Block in U672 package.




## **Related Information**

Product Selector Guide

Provides the latest information about Intel products.

# **Available Options**

### Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



# **Maximum Resources**


### Table 14. Maximum Resource Counts for Cyclone V ST Devices

Res	ource	Member	r Code
		D5	D6
Logic Elements (LE) (K)		85	110
ALM		32,070	41,910
Register		128,300	166,036
Memory (Kb)	M10K	3,970	5,570
	MLAB	480	621
Variable-precision DSP Block		87	112
18 x 18 Multiplier		174	224
FPGA PLL		6	6
HPS PLL		3	3
6.144 Gbps Transceiver		9	9
FPGA GPIO <sup>(10)</sup>	A GPIO <sup>(10)</sup>		288
HPS I/O		181	181
LVDS	Transmitter	72	72
			continued

<sup>&</sup>lt;sup>(10)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



#### Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### **Related Information**

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

# **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



	Member		M10K		MLAB		
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	Total RAM Bit (Kb)	
Cyclone V GT	D5	446	4,460	679	424	4,884	
	D7	686	6,860	1338	836	7,696	
	D9	1,220	12,200	2748	1,717	13,917	
Cyclone V SE	A2	140	1,400	221	138	1,538	
	A4	270	2,700	370	231	2,460	
	A5	397	3,970	768	480	4,450	
	A6	553	5,530	994	621	6,151	
Cyclone V SX	C2	140	1,400	221	138	1,538	
	C4	270	2,700	370	231	2,460	
	C5	397	3,970	768	480	4,450	
	C6	553	5,530	994	621	6,151	
Cyclone V ST	D5	397	3,970	768	480	4,450	
	D6	553	5,530	994	621	6,151	

# **Embedded Memory Configurations**

# Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
M10K	256	x40 or x32
	512	x20 or x16
	1К	x10 or x8
	2К	x5 or x4
	4К	x2
	8К	×1

# **Clock Networks and PLL Clock Sources**

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

*Note:* To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



# **PLL Features**

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

#### **Fractional PLL**

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

# **FPGA General Purpose I/O**

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- LVDS output buffer with programmable differential output voltage (V\_{\text{OD}}) and programmable pre-emphasis
- On-chip parallel termination ( $R_T$  OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture



# PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

#### Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

# **External Memory Interface**

This section provides an overview of the external memory interface in Cyclone V devices.

# Hard and Soft Memory Controllers


Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



#### Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



# **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

#### Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability
Backplane support	Driving capability up to 6.144 Gbps
PLL-based clock recovery	Superior jitter tolerance
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps
Input reference clock range	20 MHz to 400 MHz
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels



## **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA<sup>®</sup>) Advanced eXtensible Interface (AXI<sup>™</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

# **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Intel simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Intel Quartus Prime design software. With the Intel solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

# **Enhanced Configuration and Configuration via Protocol**

Cyclone V devices support 1.8 V, 2.5 V, 3.0 V, and 3.3 V programming voltages and several configuration schemes.

Mode	Data Width	Max Clock Rate (MHz)	Max Data Rate (Mbps)	Decompressi on	Design Security	Partial Reconfigurat ion <sup>(18)</sup>	Remote System Update
AS through the EPCS and EPCQ serial configuration device	1 bit, 4 bits	100	_	Yes	Yes	_	Yes
PS through CPLD or external microcontroller	1 bit	125	125	Yes	Yes	_	_
FPP	8 bits	125	_	Yes	Yes	_	Parallel flash
	16 bits	125	_	Yes	Yes	Yes	loader
CvP (PCIe)	x1, x2, and x4 lanes	-	_	Yes	Yes	Yes	_
JTAG	1 bit	33	33	-	_	_	_

 Table 24.
 Configuration Schemes and Features Supported by Cyclone V Devices

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

# **Related Information**

Configuration via Protocol (CvP) Implementation in Intel FPGAs User Guide Provides more information about CvP.

<sup>&</sup>lt;sup>(18)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

#### Cyclone V Device Overview CV-51001 | 2018.05.07



Date	Version	Changes
		<ul> <li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 472 to 678</li> <li>Cyclone V GX C5: Updated from 679 to 678</li> </ul>
March 2015	2015.03.31	<ul> <li>Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.</li> <li>Added optional suffix "SC: Internal scrubbing support" to the following diagrams: <ul> <li>Sample Ordering Code and Available Options for Cyclone V E Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V GX Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> </ul> </li> </ul>
January 2015	2015.01.23	<ul> <li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:         <ul> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.</li> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 x 18 multiplier: Updated from 102 to 114</li> </ul> </li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 x 9 Multiplier: Updated from 102 to 114</li> </ul> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>18 x 18 Multiplier: Updated from 102 to 114</li> <li>Updated Rumory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>M10K RAM bit (Kb): Updated from 1.190 to 1.350</li> <li>MLAB Block: Updated from 159 to 181</li> <li>Total RAM bit (Kb): Updated from 159 to 181</li> </ul> </ul>
October 2014	2014.10.06	Added a footnote to the "Transceiver PCS Features for Cyclone V Devices"
		table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices. continued

#### Cyclone V Device Overview CV-51001 | 2018.05.07



Cyclone V SE and SX devices.           December 2013         2013.12.26         Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 Mitz from 800 Mitz.           Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.         Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os. In the Maximum Resources Counts table for Cyclone V E and SE.           Added leaded package options.         Removed the note "The number of PLLs includes guerant.           Updated Timbedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.         Addeel deaded package options.           Removed the note "The number of PLLs includes gueran-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.         Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 34 to 50.           Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 116 to 150.         Corrected VAS and VAS are validated and VA as well as SX C2 and C4 devices from 35 to 32.           Corrected VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32.         Corrected VAS from 35 to 32.           Corrected VADI is supported through the soft PCS in the PCS features for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 32.         Corrected VADI is supported through the soft PCS in the PCS features for Cyclone V SE A2 and A4 a	Date	Version	Changes
MHz from 800 MHz.         Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.         Removed the note "The number of GPI05 does not include transceiver I/Os. In the Quartus II software, the number of user /Os includes transceiver I/Os. The GPI05 in the Maximum Resource Counts table for Cyclone V E and SE.         • Added limk to Altera Product Selector for each device variant.         • Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCI2 and 2 hard memory controllers.         • Added leaded package options.         • Removed the note. "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.         • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS device from 14 to 120.         • Corrected max LVDS counts for transmitter and receiver for Cyclone V E AS devices from 31 to 120.         • Corrected 18 x 18 multiplier of Cyclone V SE devices from 116 to 168.         • Corrected 1VDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.         • Corrected 1VDS reavers for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.         • Corrected 1VDS reavers from May Cycle SE A3 and A4 as well as SX C2 and C4 devices from 31 to 32.         • Corrected AVLDI is supported through the soft PCS in the PCS features for Cyclone V.         • Added the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 330 for vollege 1.35V.	July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> <li>Added links to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated He package plan with M383 for the Cyclone V E device.</li> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device</li> <li>Updated the GPI0 count to '129' for the M301 package of the Cyclone V</li> </ul>	December 2013	2013.12.26	<ul> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit</li> </ul>
<ul> <li>May 2013</li> <li>2013.05.06</li> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated the m301 and M383 packages from the Cyclone V GX C4 device</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V</li> </ul>			<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.	May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'.</li> <li>Updated the package plan with M383 for the Cyclone V E device.</li> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>



Date	Version	Changes
		Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.
		Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4     and A6, SX C4 and C6, ST D6 devices.
		Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.
		Removed '36 x 36' from the Variable-Precision DSP Block.
		Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.
		Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.
		• Updated Figure 7 which shows the I/O vertical migration table.
		Updated Table 17 for Cyclone V SX C4 device.
		Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.
		Removed 'Counter reconfiguration' from the PLL Features.
		<ul> <li>Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.</li> </ul>
		Removed 'Distributed Memory' symbol.
		• Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.
		<ul> <li>Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.</li> </ul>
		Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.
		• Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.
		<ul> <li>Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.</li> <li>Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.</li> </ul>
December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
		Updated the GPIO and transceiver counts for the MBGA packages.
		• Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.
		<ul> <li>Updated the vertical migration table for vertical migration of the U484 packages.</li> </ul>
		Updated the MLAB supported programmable widths at 32 bits depth.
November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> </ul>
		• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
		Updated the vertical migration table to add MBGA packages.
		Added performance information for HPS memory controller.
		Removed DDR3U support.
		Updated Cyclone V ST speed grade information.
		<ul> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> </ul>
		• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.
		Updated template.
July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
June 2012	2.0	Restructured the document.     Added the "Embedded Memory Conscitut" and "Embedded Memory
		<ul> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> </ul>
		<ul> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 12, Table 14, Table 17, and Table 18, Table 19, Table</li></ul>
		10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18.