
Intel - 5CGXFC9D6F27I7N Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detailo	
Product Status	Active
Number of LABs/CLBs	113560
Number of Logic Elements/Cells	301000
Total RAM Bits	14251008
Number of I/O	336
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cgxfc9d6f27i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone V Device Overview	3
Key Advantages of Cyclone V Devices	3
Summary of Cyclone V Features	4
Cyclone V Device Variants and Packages	5
Cyclone V E	5
Cyclone V GX	7
Cyclone V GT	
Cyclone V SE12	2
Cyclone V SX14	4
Cyclone V ST1	5
I/O Vertical Migration for Cyclone V Devices18	3
Adaptive Logic Module	3
Variable-Precision DSP Block19	
Embedded Memory Blocks2	1
Types of Embedded Memory2	1
Embedded Memory Capacity in Cyclone V Devices	1
Embedded Memory Configurations22	2
Clock Networks and PLL Clock Sources22	2
FPGA General Purpose I/O2	3
PCIe Gen1 and Gen2 Hard IP 24	4
External Memory Interface 24	
Hard and Soft Memory Controllers24	
External Memory Performance2	
HPS External Memory Performance2	
Low-Power Serial Transceivers2	
Transceiver Channels2	
PMA Features	5
PCS Features22	
SoC with HPS28	
HPS Features28	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration3	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Protocol32	
Power Management	
Document Revision History for Cyclone V Device Overview	3



Cyclone V Device Overview

The Cyclone[®] V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

Key Advantages of Cyclone V Devices

Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	 Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks Up to 40% lower power consumption than the previous generation device
Improved logic integration and differentiation capabilities	 8-input adaptive logic module (ALM) Up to 13.59 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks
Increased bandwidth capacity	3.125 gigabits per second (Gbps) and 6.144 Gbps transceiversHard memory controllers
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	 Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric
Lowest system cost	 Requires only two core voltages to operate Available in low-cost wirebond packaging Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Feature	Description
	 HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller Arm CoreSight[™] JTAG debug access port, trace port, and on-chip trace storage
Configuration	 Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾

Cyclone V Device Variants and Packages

Table 3. Device Variants for the Cyclone V Device Family

Variant	Description
Cyclone V E	Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications
Cyclone V GX	Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications
Cyclone V GT	The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications
Cyclone V SE	SoC with integrated Arm-based HPS
Cyclone V SX	SoC with integrated Arm-based HPS and 3.125 Gbps transceivers
Cyclone V ST	SoC with integrated Arm-based HPS and 6.144 Gbps transceivers

Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.


⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel[®] sales representatives.



Available Options

Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 4. Maximum Resource Counts for Cyclone V E Devices


Res	Resource		Member Code						
		A2	A4	A5	A7	A9			
Logic Elements	(LE) (K)	25	49	77	150	301			
ALM		9,430	18,480	29,080	56,480	113,560			
Register		37,736	73,920	116,320	225,920	454,240			
Memory (Kb)	M10K	1,760	3,080	4,460	6,860	12,200			
	MLAB	196	303	424	836	1,717			
Variable-precisi	on DSP Block	25	66	150	156	342			
18 x 18 Multipli	er	50	132	300	312	684			
PLL		4	4	6	7	8			
GPIO		224	224	240	480	480			
LVDS	Transmitter	56	56	60	120	120			
	Receiver	56	56	60	120	120			
Hard Memory C	ontroller	1	1	2	2	2			



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 6. Maximum Resource Counts for Cyclone V GX Devices

Resource			Member Code						
		C3	C4	C5	C7	C9			
Logic Elements	(LE) (K)	36	50	77	150	301			
ALM		13,460	18,860	29,080	56,480	113,560			
Register	Register		75,440	116,320	225,920	454,240			
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200			
	MLAB	182	424	424	836	1,717			
Variable-precisio	on DSP Block	57	70	150	156	342			
18 x 18 Multiplie	er	114	140	300	312	684			
PLL	PLL		6	6	7	8			
3 Gbps Transceiver		3	6	6	9	12			
GPIO ⁽⁴⁾		208	336	336	480	560			
		•	1	1	1	continued			

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus[®] Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code						
		C3	C4	C5	C7	С9		
LVDS	Transmitter	52	84	84	120	140		
	Receiver	52	84	84	120	140		
PCIe Hard IP Block		1	2	2	2	2		
Hard Memory Controller		1	2	2	2	2		

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 7. Package Plan for Cyclone V GX Devices

Member Code	M3 (11 i		M3 (13 I		M4 (15 i		U3 (15 i		U4 (19 1	84 mm)
	GPIO	XCVR								
C3	_	_	_	_	_	_	144	3	208	3
C4	129	4	175	6	_	_	_	-	224	6
C5	129	4	175	6	_	_	_	_	224	6
C7	—	—	—	—	240	3	—		240	6
C9	_	_	_	_	_	_	_		240	5

Member Code	F4 (23 i	84 mm)	F672 F896 F1152 (27 mm) (31 mm) (35 mm)					
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
C3	208	3	_	_	_	_	_	-
C4	240	6	336	6	_	_	_	-
C5	240	6	336	6	_	_	_	-
C7	240	6	336	9	480	9	_	-
C9	224	6	336	9	480	12	560	12

Cyclone V GT

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information


Product Selector Guide

Provides the latest information about Intel products.



Available Options

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices



Maximum Resources

Table 8. Maximum Resource Counts for Cyclone V GT Devices

Resource			Member Code					
		D5	D7	D9				
Logic Elements (LE) (К)	77	150	301				
ALM		29,080	56,480	113,560				
Register		116,320	225,920	454,240				
Memory (Kb)	M10K	4,460	6,860	12,200				
	MLAB	424	836	1,717				
Variable-precision DS	P Block	150	156	342				
18 x 18 Multiplier		300	312	684				
PLL	L		7	8				
6 Gbps Transceiver		6	9	12				
GPIO ⁽⁵⁾		336	480	560				
LVDS	Transmitter	84	120	140				
				continued				

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



Maximum Resources

Table 10. Maximum Resource Counts for Cyclone V SE Devices

Res	ource		Ме	mber Code	
		A2	A4	A5	A6
Logic Elements (Logic Elements (LE) (K)		40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precisio	n DSP Block	36	84	87	112
18 x 18 Multiplie	r	72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
Receiver		37	37	72	72
FPGA Hard Memo	ory Controller	1	1	1	1
HPS Hard Memor	y Controller	1	1	1	1
Arm Cortex-A9 M	IPCore Processor	Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 11.Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)		U672 (23 mm)		F896 (31 mm)	
	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181





Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices

Resource			Member Code					
		C2	C4	C5	C6			
Logic Elements (LE) (K)		25	40	85	110			
ALM		9,430	15,880	32,070	41,910			
Register		37,736	60,376	128,300	166,036			
Memory (Kb)	M10K	1,400	2,700	3,970	5,570			
	MLAB	138	231	480	621			
Variable-precision D	SP Block	36	84	87	112			
18 x 18 Multiplier		72	168	174	224			
FPGA PLL		5	5	6	6			
			•		continued.			

Cyclone V Device Overview CV-51001 | 2018.05.07



Resource		Member Code					
		C2	C4	C5	C6		
HPS PLL		3	3	3	3		
3 Gbps Transceiver		6	6	9	9		
FPGA GPIO ⁽⁸⁾		145	145	288	288		
HPS I/O		181	181	181	181		
LVDS	Transmitter	32	32	72	72		
	Receiver	37	37	72	72		
PCIe Hard IP Bl	lock	2	2	2 ⁽⁹⁾	2 (9)		
FPGA Hard Memory Controller		1	1	1	1		
HPS Hard Memory Controller		1	1	1	1		
Arm Cortex-A9	MPCore Processor	Dual-core	Dual-core	Dual-core	Dual-core		

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 13.Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U672 (23 mm)			F896 (31 mm)		
	FPGA GPIO	HPS I/O	XCVR	FPGA GPIO	HPS I/O	XCVR
C2	145	181	6	_	_	_
C4	145	181	6	_	_	_
C5	145	181	6	288	181	9
C6	145	181	6	288	181	9

Cyclone V ST

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.


The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

⁽⁸⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

⁽⁹⁾ 1 PCIe Hard IP Block in U672 package.



Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

Related Information

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

Variable-Precision DSP Block

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

Usage Example	Multiplier Size (Bit)	DSP Block Resource
Low precision fixed point for video applications	Three 9 x 9	1
Medium precision fixed point in FIR filters	Two 18 x 18	1
FIR filters and general DSP usage	Two 18 x 18 with accumulate	1
High precision fixed- or floating-point implementations	One 27 x 27 with accumulate	1

You can configure each DSP block during compilation as independent three 9 x 9, two 18×18 , or one 27×27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

Variant	Member Code	Variable- precision DSP Block		Independent Input and Output Multiplications Operator			18 x 18 Multiplier
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Adder Summed with 36 bit Input
Cyclone V E	A2	25	75	50	25	25	25
	A4	66	198	132	66	66	66
-	A5	150	450	300	150	150	150
	A7	156	468	312	156	156	156
	A9	342	1,026	684	342	342	342
Cyclone V	C3	57	171	114	57	57	57
GX	C4	70	210	140	70	70	70
-	C5	150	450	300	150	150	150
	C7	156	468	312	156	156	156
	C9	342	1,026	684	342	342	342
Cyclone V GT	D5	150	450	300	150	150	150
	D7	156	468	312	156	156	156
-	D9	342	1,026	684	342	342	342
Cyclone V SE	A2	36	108	72	36	36	36
	A4	84	252	168	84	84	84
-	A5	87	261	174	87	87	87
	A6	112	336	224	112	112	112
Cyclone V SX	C2	36	108	72	36	36	36
-	C4	84	252	168	84	84	84
	C5	87	261	174	87	87	87
							continued



Variant	Member Variable- Code precision		-	dent Input and plications Ope	18 x 18 Multiplier	18 x 18 Multiplier	
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Adder Summed with 36 bit Input
	C6	112	336	224	112	112	112
Cyclone V ST	D5	87	261	174	87	87	87
	D6	112	336	224	112	112	112

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Embedded Memory Capacity in Cyclone V Devices

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

	Member	M10K		MLAB		Total RAM Bit
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V E	A2	176	1,760	314	196	1,956
	A4	308	3,080	485	303	3,383
	A5	446	4,460	679	424	4,884
	A7	686	6,860	1338	836	7,696
	A9	1,220	12,200	2748	1,717	13,917
Cyclone V GX	C3	135	1,350	291	182	1,532
	C4	250	2,500	678	424	2,924
	C5	446	4,460	678	424	4,884
	C7	686	6,860	1338	836	7,696
	C9	1,220	12,200	2748	1,717	13,917
						continued



	Member	M10K		ML	Total RAM Bit	
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V GT	D5	446	4,460	679	424	4,884
	D7	686	6,860	1338	836	7,696
	D9	1,220	12,200	2748	1,717	13,917
Cyclone V SE	A2	140	1,400	221	138	1,538
	A4	270	2,700	370	231	2,460
	A5	397	3,970	768	480	4,450
	A6	553	5,530	994	621	6,151
Cyclone V SX	C2	140	1,400	221	138	1,538
	C4	270	2,700	370	231	2,460
	C5	397	3,970	768	480	4,450
	C6	553	5,530	994	621	6,151
Cyclone V ST	D5	397	3,970	768	480	4,450
	D6	553	5,530	994	621	6,151

Embedded Memory Configurations

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
M10K	256	x40 or x32
	512	x20 or x16
	1К	x10 or x8
	2К	x5 or x4
	4К	x2
	8К	×1

Clock Networks and PLL Clock Sources

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note: To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

External Memory Interface

This section provides an overview of the external memory interface in Cyclone V devices.

Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



External Memory Performance

Table 20. External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

Interface	Voltage	Maximum Free	Minimum Frequency	
	(V)	Hard Controller	Soft Controller	(MHz)
DDR3 SDRAM	1.5	400	303	303
	1.35	400	303	303
DDR2 SDRAM	1.8	400	300	167
LPDDR2 SDRAM	1.2	333	300	167

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

HPS External Memory Performance

Table 21. HPS External Memory Interface Performance

The hard processor system (HPS) is available in Cyclone V SoC devices only.

Interface	Voltage (V)	HPS Hard Controller (MHz)
DDR3 SDRAM	1.5	400
	1.35	400
DDR2 SDRAM	1.8	400
LPDDR2 SDRAM	1.2	333

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

Low-Power Serial Transceivers

Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.


Transceiver Channels

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



PMA Features

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability	
Backplane support	Driving capability up to 6.144 Gbps	
PLL-based clock recovery	Superior jitter tolerance	
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern	
Equalization and pre-emphasis	 Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization No decision feedback equalizer (DFE) 	
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps	
Input reference clock range	20 MHz to 400 MHz	
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels	



PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO[®] (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

Table 23.	Transceiver PCS	Features for C	vclone V Devices
		i cutui co i ci c	

PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
3-Gbps and 6-Gbps Basic	0.614 to 6.144	 Phase compensation FIFO Byte serializer 8B/10B encoder Transmitter bit-slip 	 Word aligner Deskew FIFO Rate-match FIFO 8B/10B decoder Byte deserializer Byte ordering Receiver phase compensation FIFO
PCIe Gen1 (x1, x2, x4)	2.5 and 5.0	 Dedicated PCIe PHY IP core PIPE 2.0 interface to the core 	 Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic
PCIe Gen2 (x1, x2, x4) ⁽¹²⁾		logic	
GbE	1.25	 Custom PHY IP core with preset feature GbE transmitter synchronization state machine 	 Custom PHY IP core with preset feature GbE receiver synchronization state machine
XAUI (13)	3.125	Dedicated XAUI PHY IP core	 Dedicated XAUI PHY IP core XAUI synchronization state machine for realigning four channels
HiGig	3.75	XAUI synchronization state machine for bonding four channels	
SRIO 1.3 and 2.1	1.25 to 3.125	 Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 channel bonding 	 Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 deskew state machine
SDI, SD/HD, and 3G-SDI	0.27 ⁽¹⁴⁾ , 1.485, and 2.97	Custom PHY IP core with preset feature	Custom PHY IP core with preset feature
JESD204A	0.3125 ⁽¹⁵⁾ to 3.125		
	•	•	continued

⁽¹²⁾ PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

- ⁽¹³⁾ XAUI is supported through the soft PCS.
- $^{(14)}$ The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.
- ⁽¹⁵⁾ The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



Note: Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks[®], and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information

International Altera Sales Support Offices

Dynamic and Partial Reconfiguration

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial Reconfiguration

Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



aid A6. Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A and A6, SX C4 and C6, ST D6 devices. Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A2, S (2, devices. Removed '36 x 36' from the Variable-Precision DSP Block. Updated HPG PLL for Maximum Resource Counts for Cyclone V SE A4, SC (2, devices. Not and ST devices. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated HPS I/O counts for Cyclone V SX C4 device. Updated Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices. Removed 'Gounter reconfiguration' from the PLL Features. Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 23 of Dackplane support to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the partial reconfiguration is an advanced feature. Contact Atte for support of the feature. Oteps: December 2012 2012.12.28 Updated the OFIO counts for the MBGA packages. Updated the option tors for the MBGA packages. Updated the OFIO counts for the VH44 package of the Cyclone V E A9, C (9, and GT) ad devices. November 2012 2012.11.19 Added new MBGA packages and additional U449 packages. Updated the vertical migrati	Date	Version	Changes
and A6, SX C4 and C6, ST D6 devices.Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A2, SC (2, devices).Removed '26 x 36' from the Variable-Precision DSP Block.Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.Updated Table 17 for Cyclone V SX C4 device.Updated Table 17 for Cyclone V SX C4 device.Updated Enbedded Memory Capacity and Distribution table.Updated Enbedded Memory Capacity and Distribution table for Cyclone V SK C4 device.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps.Updated the Capability in Table 22 of Ring oscillator transmit PLs with 6.144 Gbps.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CRI 4.1 to '6.144 Gbps'.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the VBA package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the GPIO counts for the VBA package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the Wertical migration table for vertical migration of the U484 package.Updated the WBGA packages and additional U484 packages for Cyclone V GX and GT.Added ordering code for five-transceiver devices for Cyclone V GX and CFI.Updated the Vertical migration table to add MBGA packages.Adde			and A6.
C2, devices. • Removed '36 x 36' from the Variable-Precision DSP Block. Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. • Updated the HPS I/O counts for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. • Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. • Updated Table 17 for Cyclone V SX C4 device. • Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. • Removed 'Ounter reconfiguration' from the PLL Features. • Updated Low-Power Serial Transceivers by replacing 5 Gbps soluth 6.144 Gbps. • Updated Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Capability in Table 23 of CPR 14.1 to '6.144 Gbps'. • Updated the PCS Support in Table 23 of CPR 14.1 to '6.144 Gbps'. • Updated the GPS • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the Gps'. • Updated the GPIO counts for the MBGA packages. • Updated the GPIO counts for the U484 package of the Cyclone V E A9, G S, and GT O9 devices. • Updated the GPIO counts for the U484 packages for Cyclone V E A9, G C, and GT O9 devices. • Updated the wrtical migration table for vertical migration of th			
Image: Section DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. Updated the HPS I/O counts for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Low-Power Serlal Transceivers by replacing 5 Gbps with 6.144 Gbps. Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps'. Updated the DCS Support in Table 23 of CPR 14.1 to '6.144 Gbps'. Updated the DCS Support in Table 23 of CPR 14.1 to '6.144 Gbps'. Updated the DCS Support of the feature. Contact Alte for Support of the feature. Updated the CPCS ontorfiguration is an advanced feature. Contact Alte for Support of the feature.December 20122012.12.28Updated the GPIO ant fransceiver counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the Vertical migration table for vertical migration of the U484 packages. Updated the Vertical migration table 42 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V G7 and S Updated the vertical migration table to add MBGA packages. Updated the VHLB support. Updated the VHLB support. Updated the VHLB support. Updated Cyclone V S1 Speed grade information. Added information or HPB secover dol R33 upport. Updated Cyclone V S1 Speed grade inform			Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.
Maximum Resource Counts for Cyclone V SE, SX, and ST device.Updated He HPS I/O counts for Cyclone V SE, SX, and ST devices.Updated Table 17 for Cyclone V SX C4 device.Updated Embedded Memory Capacity and Distribution table for CycloneSE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with6.144 Gbps.Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1'6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the OPIO counts for the MBGA packages.Updated the GPIO and transceiver counts for the MBGA packages.Updated the GPIO and transceiver counts for the U484 package of the Cyclone V E A9, CC9, and GT D9 devices.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V GT and SUpdated the overtical migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Updated the outral migration table to add MBGA packages.Added ordering code for five-transceiver devices			• Removed '36 x 36' from the Variable-Precision DSP Block.
• Updated Figure 7 which shows the I/O vertical migration table. • Updated Table 17 for Cyclone V SX C4 device. • Updated Embedded Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices. • Removed 'Counter reconfiguration' from the PLL Features. • Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the OPIO counts for the MBGA packages. • Updated the GPIO and transceiver counts for the MBGA packages. • Updated the Vertical migration table for vertical migration of the U484 packages. • Updated the wertical migration table for vertical migration of the U484 packages. • Updated the WIGA packages and additional			
Image: Section of the section of th			• Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.
Updated Embedded Memory Capacity and Distribution table for Cyclone SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps'.Updated the DCS Support in Table 23 for 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basis ti '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the QPIO counts for the MBGA packages.Updated the QPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the QPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.November 20122012.11.19Added new MGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI 4 4.9152 Gbps transmit jitter compliance.November 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0			• Updated Figure 7 which shows the I/O vertical migration table.
SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Updated Low-Power 20isributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 for 0 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the wertical migration table for vertical migration of the U484 packages.Updated the WLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit jitter compliance.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit jitter compliance.Added information on maximum transceiver channel usage restrictions f PCI Gen2 and CPRI 4t 4.9152 Gbps transmit ji			Updated Table 17 for Cyclone V SX C4 device.
•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed "Distributed Memory' symbol.•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated the CGS Support in Table 23 form 5 Gbps to '6 Gbps'.•Updated the PCS Support in Table 23 form 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic 1 '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the PCI and ratical reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28•Updated the GPIO counts for the MBGA packages.•Updated the GPIO counts for the U484 package of the Cyclone V E A9, CC (C9, and GT D9 devices.•Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19•Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.•Updated Cyclone V ST speed grade information.•Added ordering code for five-transceiver devices for Cyclone V GT and S · Updated the vertical migration and information.•Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.•Added order ing code for five-transceiver devices for Cyclone V GT and S · Updated the vertical migration on maximum transceiver controller.•Removed			Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.
6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. Updated the Capability in Table 23 from 5 Gbps to '6 Gbps'. Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature. December 2012 2012.12.28 Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO and transceiver counts for the U484 package of the Cyclone V E A9, C C, and GT D9 devices. Updated the MLB supported programmable widths at 32 bits depth. November 2012 2012.11.19 Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added ordering code for five-transceiver			Removed 'Counter reconfiguration' from the PLL Features.
•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.•Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Clarified that partial reconfiguration is an advanced feature. Contact Alte for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages. 			
Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic t '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.December 20122012.12.28Updated the pin counts for the MBGA packages.Updated the GPIO and transceiver counts for the MBGA packages.Updated the CPI Counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Updated the CPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices.Vupdated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cryclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions fo PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.			Removed 'Distributed Memory' symbol.
6.144 Gbps. • Updated the DCS Support in Table 23 from 5 Gbps to '6 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic t '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the partial reconfiguration is an advanced feature. Contact Alter for support of the feature. December 2012 2012.12.28 • Updated the GPIO and transceiver counts for the MBGA packages. • Updated the Vertical migration table for vertical migration of the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. • Updated the Vertical migration table for vertical migration of the U484 packages. • Updated the Vertical migration table or vertical migration of the U484 packages for Cyclone V GX, and GT. November 2012 2012.11.19 • Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template. July 2012 2.1 </td <td></td> <td></td> <td>• Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.</td>			• Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.
 Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to (5.144 Gbps'). Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature. December 2012 2012.12.28 Updated the GPI0 and transceiver counts for the MBGA packages. Updated the GPI0 counts for the U484 package of the Cyclone V E A9, GC9, and GT D9 devices. Updated the GPI0 counts for the U484 package of the Updated the Updated the Vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth. November 2012 2012.11.19 Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added opering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added operformance information for HPS memory controller. Removed DDR3U support. Updated the or the differences between GPI0 reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 			
'6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28Updated the GPIO and transceiver counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GC 9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages.Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added onte on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added the "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20.			Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.
Clarified that partial reconfiguration is an advanced feature. Contact Alter for support of the feature.December 20122012.12.28Updated the pin counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated the vertical and update tables for Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPR 14 4.9152 Gbps transmit jitter compliance. Added template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added table 1, Table 3, Table 16, Table 19, and Table 20.			
for support of the feature.December 20122012.12.28Updated the pin counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, C C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and S* Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added onte on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added Table 1, Table 3, Table 16, Table 19, and Table 20.			• Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.
• Updated the GPIO and transceiver counts for the MBGA packages.• Updated the GPIO counts for the U484 package of the Cyclone V E A9, G C9, and GT D9 devices.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the vertical migration table for vertical migration of the U484 packages.• Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.• Added ordering code for five-transceiver devices for Cyclone V GT and S • Updated the vertical migration table to add MBGA packages.• Added performance information for HPS memory controller.• Removed DDR3U support.• Updated Cyclone V ST speed grade information.• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document.• Added the "Embedded Memory Configurations" sections.• Added Table 1, Table 3, Table 16, Table 19, and Table 20.			 Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.
Updated the GPIO counts for the U484 package of the Cyclone V E A9, G C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S 	December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and S'Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.			
packages.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and S • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20.			C9, and GT D9 devices.
November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and S Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document. Added the "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20.			
GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and SUpdated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.			Updated the MLAB supported programmable widths at 32 bits depth.
 Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 	November 2012	2012.11.19	 Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.
 Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 			• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
 Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 			 Updated the vertical migration table to add MBGA packages.
• Updated Cyclone V ST speed grade information.• Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.• Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1June 20122.0• Restructured the document. 			Added performance information for HPS memory controller.
 Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) Intersection and the difference. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 			
PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.			
User I/O numbers shown in the Quartus II software.Updated template.July 20122.1Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.			PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.
July 2012 2.1 Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) June 2012 2.0 • Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20.			
June 2012 2.0 • Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. • Added Table 1, Table 3, Table 16, Table 19, and Table 20.			•
 Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. 	July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.	June 2012	2.0	
• Added Table 1, Table 3, Table 16, Table 19, and Table 20.			
 Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. 			• Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table