



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 113560 |
| Number of Logic Elements/Cells | 301000 |
| Total RAM Bits | 14251008 |
| Number of I/O | 480 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 896-BGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5cgxfc9e6f31i7n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices
Provides the number of LVDS channels in each device package.

Package Plan

Table 5. Package Plan for Cyclone V E Devices

| Member Code | M383 (13 mm) | M484 (15 mm) | U324 (15 mm) | F256 (17 mm) | U484 (19 mm) | F484 (23 mm) | F672 (27 mm) | F896 (31 mm) |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | GPIO |
| A2 | 223 | _ | 176 | 128 | 224 | 224 | _ | _ |
| A4 | 223 | _ | 176 | 128 | 224 | 224 | _ | _ |
| A5 | 175 | _ | _ | _ | 224 | 240 | _ | _ |
| A7 | _ | 240 | _ | _ | 240 | 240 | 336 | 480 |
| A9 | _ | _ | _ | _ | 240 | 224 | 336 | 480 |

Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide

Provides the latest information about Intel products.



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.




Table 6. Maximum Resource Counts for Cyclone V GX Devices

| Reso | urce | | | Member Code | 1 | |
|---------------------|-------------|--------|--------|-------------|-----------|-----------|
| | | С3 | C4 | C5 | C7 | С9 |
| Logic Elements (| (LE) (K) | 36 | 50 | 77 | 150 | 301 |
| ALM | | 13,460 | 18,860 | 29,080 | 56,480 | 113,560 |
| Register | | 53,840 | 75,440 | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 1,350 | 2,500 | 4,460 | 6,860 | 12,200 |
| | MLAB | 182 | 424 | 424 | 836 | 1,717 |
| Variable-precision | n DSP Block | 57 | 70 | 150 | 156 | 342 |
| 18 x 18 Multiplie | er | 114 | 140 | 300 | 312 | 684 |
| PLL | | 4 | 6 | 6 | 7 | 8 |
| 3 Gbps Transceiver | | 3 | 6 | 6 | 9 | 12 |
| GPIO ⁽⁴⁾ | | 208 | 336 | 336 | 480 | 560 |
| | | | | | | continued |

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus® Prime software, the number of user I/Os includes transceiver I/Os.

CV-51001 | 2018.05.07



| Resource | | Member Code | | | | | | | |
|--------------------|------------------|-------------|----|-----------|-----|-----------|--|--|--|
| | | С3 | C4 | C5 | С7 | C9 | | | |
| LVDS | LVDS Transmitter | | 84 | 84 | 120 | 140 | | | |
| | Receiver | 52 | 84 | 84 | 120 | 140 | | | |
| PCIe Hard IP Block | | 1 | 2 | 2 | 2 | 2 | | | |
| Hard Memory Co | ontroller | 1 | 2 | 2 | 2 | 2 | | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 7. Package Plan for Cyclone V GX Devices

| Member Code | • • • • • • • • • • • • • • • • • • • | | M383 (13 mm) | | M484 (15 mm) | | U324 (15 mm) | | U484 (19 mm) | |
|----------------|---------------------------------------|------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | _ | _ | _ | _ | _ | _ | 144 | 3 | 208 | 3 |
| C4 | 129 | 4 | 175 | 6 | _ | _ | _ | _ | 224 | 6 |
| C5 | 129 | 4 | 175 | 6 | _ | _ | _ | _ | 224 | 6 |
| C7 | _ | _ | _ | _ | 240 | 3 | _ | _ | 240 | 6 |
| C9 | _ | _ | _ | _ | _ | _ | _ | _ | 240 | 5 |

| Member Code | F4 (23 i | | F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | |
|----------------|-------------|------|-----------------|------|-----------------|----|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO XCVR | | GPIO | XCVR |
| C3 | 208 | 3 | _ | _ | _ | _ | _ | _ |
| C4 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| C5 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| C7 | 240 | 6 | 336 | 9 | 480 | 9 | _ | _ |
| С9 | 224 | 6 | 336 | 9 | 480 | 12 | 560 | 12 |

Cyclone V GT

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide

Provides the latest information about Intel products.



Available Options

Figure 3. Sample Ordering Code and Available Options for Cyclone V GT Devices




Table 8. Maximum Resource Counts for Cyclone V GT Devices

| Re | source | | Member Code | |
|-----------------------|---------|---------|--------------------|-----------|
| | | D5 | D7 | D9 |
| Logic Elements (LE) (| K) | 77 | 150 | 301 |
| ALM | | 29,080 | 56,480 | 113,560 |
| Register | | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 4,460 | 6,860 | 12,200 |
| | MLAB | 424 | 836 | 1,717 |
| Variable-precision DS | P Block | 150 | 156 | 342 |
| 18 x 18 Multiplier | | 300 | 312 | 684 |
| PLL | | 6 | 7 | 8 |
| 6 Gbps Transceiver | | 6 | 9 | 12 |
| GPIO ⁽⁵⁾ | | 336 | 480 | 560 |
| LVDS Transmitter | | 84 | 84 120 | |
| | , | • | | continued |

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

CV-51001 | 2018.05.07



| Resource | | Member Code | | | | | |
|------------------------|----------|-------------|-----|-----|--|--|--|
| | | D5 | D7 | D9 | | | |
| | Receiver | 84 | 120 | 140 | | | |
| PCIe Hard IP Block | | 2 | 2 | 2 | | | |
| Hard Memory Controller | | 2 | 2 | 2 | | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 9. Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤ 5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | | M301 (11 mm) | | | | | | U484 (19 mm) | |
|----------------|------|-----------------|------|------|------|------|------|-----------------|--|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | |
| D5 | 129 | 4 | 175 | 6 | _ | _ | 224 | 6 | |
| D7 | _ | _ | _ | _ | 240 | 3 | 240 | 6 | |
| D9 | _ | _ | _ | _ | _ | _ | 240 | 5 | |

| Member Code | F484 (23 mm) | | | | F8 (31 : | | F1152 (35 mm) | |
|----------------|-----------------|------|------|-------|-------------|-------------------|------------------|-------------------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 240 | 6 | 336 | 6 | _ | _ | _ | _ |
| D7 | 240 | 6 | 336 | 9 (6) | 480 | 9 (6) | _ | _ |
| D9 | 224 | 6 | 336 | 9 (6) | 480 | 12 ⁽⁷⁾ | 560 | 12 ⁽⁷⁾ |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Cyclone V SE

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





Maximum Resources

Table 10. **Maximum Resource Counts for Cyclone V SE Devices**

| Res | ource | | Me | ember Code | |
|------------------------------|-------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | | A2 | A4 | A5 | A6 |
| Logic Elements (| Logic Elements (LE) (K) | | 40 | 85 | 110 |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| | MLAB | 138 | 231 | 480 | 621 |
| Variable-precision DSP Block | | 36 | 84 | 87 | 112 |
| 18 x 18 Multiplie | 18 x 18 Multiplier | | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |
| HPS PLL | | 3 | 3 | 3 | 3 |
| FPGA GPIO | | 145 | 145 | 288 | 288 |
| HPS I/O | | 181 | 181 | 181 | 181 |
| LVDS | Transmitter | 32 | 32 | 72 | 72 |
| | Receiver | 37 | 37 | 72 | 72 |
| FPGA Hard Memo | ory Controller | 1 | 1 | 1 | 1 |
| HPS Hard Memor | ry Controller | 1 | 1 | 1 | 1 |
| Arm Cortex-A9 M | 1PCore Processor | Single- or dual- core | Single- or dual- core | Single- or dual-core | Single- or dual-core |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Package Plan for Cyclone V SE Devices Table 11.

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U484 (19 mm) | | | | F896 (31 mm) | |
|-------------|-----------------|---------|-----------|---------|-----------------|---------|
| | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O |
| A2 | 66 | 151 | 145 | 181 | _ | _ |
| A4 | 66 | 151 | 145 | 181 | _ | _ |
| A5 | 66 | 151 | 145 | 181 | 288 | 181 |
| A6 | 66 | 151 | 145 | 181 | 288 | 181 |



Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.




Table 12. Maximum Resource Counts for Cyclone V SX Devices

| Resource | | Member Code | | | | |
|-------------------------|-----------|-------------|--------|---------|-----------|--|
| | | C2 | C4 | C5 | C6 | |
| Logic Elements (LE) (K) | | 25 | 40 | 85 | 110 | |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 | |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 | |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 | |
| | MLAB | 138 | 231 | 480 | 621 | |
| Variable-precision [| DSP Block | 36 | 84 | 87 | 112 | |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 | |
| FPGA PLL | | 5 | 5 | 6 | 6 | |
| | | | | | continued | |



| Resource | | Member Code | | | | |
|-----------------------------|--------------------------|-------------|-----------|-----------|-----------|--|
| | | C2 | C4 | C5 | C6 | |
| HPS PLL | | 3 | 3 | 3 | 3 | |
| 3 Gbps Transceiver | | 6 | 6 | 9 | 9 | |
| FPGA GPIO (8) | FPGA GPIO ⁽⁸⁾ | | 145 | 288 | 288 | |
| HPS I/O | | 181 | 181 | 181 | 181 | |
| LVDS | Transmitter | 32 | 32 | 72 | 72 | |
| | Receiver | 37 | 37 | 72 | 72 | |
| PCIe Hard IP Block | PCIe Hard IP Block | | 2 | 2 (9) | 2 (9) | |
| FPGA Hard Memory Controller | | 1 | 1 | 1 | 1 | |
| HPS Hard Memory Controller | | 1 | 1 | 1 | 1 | |
| Arm Cortex-A9 MP0 | Core Processor | Dual-core | Dual-core | Dual-core | Dual-core | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 13. Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U672 (23 mm) | | | F896 (31 mm) | | |
|-------------|-----------------|---------|------|-----------------|---------|------|
| | FPGA GPIO | HPS I/O | XCVR | FPGA GPIO | HPS I/O | XCVR |
| C2 | 145 | 181 | 6 | _ | _ | _ |
| C4 | 145 | 181 | 6 | _ | _ | _ |
| C5 | 145 | 181 | 6 | 288 | 181 | 9 |
| C6 | 145 | 181 | 6 | 288 | 181 | 9 |

Cyclone V ST

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

⁽⁸⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

^{(9) 1} PCIe Hard IP Block in U672 package.



Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices




Table 14. Maximum Resource Counts for Cyclone V ST Devices

| Reso | ource | Membe | r Code |
|------------------------------|---------------|---------|-----------|
| | | D5 | D6 |
| Logic Elements (LE) (K) | | 85 | 110 |
| ALM | | 32,070 | 41,910 |
| Register | | 128,300 | 166,036 |
| Memory (Kb) | M10K | 3,970 | 5,570 |
| | MLAB | 480 | 621 |
| Variable-precision DSP Block | | 87 | 112 |
| 18 x 18 Multiplier | | 174 | 224 |
| FPGA PLL | | 6 | 6 |
| HPS PLL | | 3 | 3 |
| 6.144 Gbps Transceiver | s Transceiver | | 9 |
| FPGA GPIO ⁽¹⁰⁾ | | 288 | 288 |
| HPS I/O | | 181 | 181 |
| LVDS | Transmitter | 72 | 72 |
| | | | continued |


⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



I/O Vertical Migration for Cyclone V Devices

Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note:

To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters and general DSP usage | Two 18 x 18 with accumulate | 1 |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1 |

You can configure each DSP block during compilation as independent three 9 \times 9, two 18 \times 18, or one 27 \times 27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant | Member Code | Variable- precision DSP Block | | Independent Input and Output Multiplications Operator | | | 18 x 18 Multiplier Adder |
|--------------|----------------|-------------------------------------|---------------------|---|-----------------------|------------|--------------------------------|
| | | DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Summed with 36 bit Input |
| Cyclone V E | A2 | 25 | 75 | 50 | 25 | 25 | 25 |
| | A4 | 66 | 198 | 132 | 66 | 66 | 66 |
| | A5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | A7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | A9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V | C3 | 57 | 171 | 114 | 57 | 57 | 57 |
| GX | C4 | 70 | 210 | 140 | 70 | 70 | 70 |
| | C5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | C7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | C9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V GT | D5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | D7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | D9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| Cyclone V SE | A2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | A4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | A5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | A6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V SX | C2 | 36 | 108 | 72 | 36 | 36 | 36 |
| | C4 | 84 | 252 | 168 | 84 | 84 | 84 |
| | C5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | | | | | | | continued |



| Variant | Member Code | precision Multiplications Operator | | | | • | 18 x 18 Multiplier | 18 x 18 Multiplier |
|--------------|----------------|------------------------------------|---------------------|-----------------------|-----------------------|------------|---|-----------------------|
| | | DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Adder Summed with 36 bit Input | |
| | C6 | 112 | 336 | 224 | 112 | 112 | 112 | |
| Cyclone V ST | D5 | 87 | 261 | 174 | 87 | 87 | 87 | |
| | D6 | 112 | 336 | 224 | 112 | 112 | 112 | |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Embedded Memory Capacity in Cyclone V Devices

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

| | Member | M1 | ОК | MLAB | | Total RAM Bit |
|--------------|--------|-------|--------------|-------|--------------|---------------|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | (Kb) |
| Cyclone V E | A2 | 176 | 1,760 | 314 | 196 | 1,956 |
| | A4 | 308 | 3,080 | 485 | 303 | 3,383 |
| | A5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | A7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | A9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| Cyclone V GX | C3 | 135 | 1,350 | 291 | 182 | 1,532 |
| | C4 | 250 | 2,500 | 678 | 424 | 2,924 |
| | C5 | 446 | 4,460 | 678 | 424 | 4,884 |
| | C7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | C9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| | | | | | | continued |



| | Member | M1 | .0К | ML | Total RAM Bit | |
|--------------|--------|-------|--------------|-------|---------------|--------|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | (Kb) |
| Cyclone V GT | D5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | D7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | D9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| Cyclone V SE | A2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | A4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | A5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | A6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V SX | C2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | C4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | C5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | C6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V ST | D5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | D6 | 553 | 5,530 | 994 | 621 | 6,151 |

Embedded Memory Configurations

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB | 32 | x16, x18, or x20 |
| M10K | 256 | x40 or x32 |
| | 512 | x20 or x16 |
| | 1K | x10 or x8 |
| | 2K | x5 or x4 |
| | 4K | x2 |
| | 8K | ×1 |

Clock Networks and PLL Clock Sources

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note:

To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.



External Memory Performance

Table 20. External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

| Interface | Voltage | Maximum Fre | Minimum Frequency | |
|--------------|---------|-----------------|-------------------|-------|
| | (V) | Hard Controller | Soft Controller | (MHz) |
| DDR3 SDRAM | 1.5 | 400 | 303 | 303 |
| | 1.35 | 400 | 303 | 303 |
| DDR2 SDRAM | 1.8 | 400 | 300 | 167 |
| LPDDR2 SDRAM | 1.2 | 333 | 300 | 167 |

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

HPS External Memory Performance

Table 21. HPS External Memory Interface Performance

The hard processor system (HPS) is available in Cyclone V SoC devices only.

| Interface | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM | 1.5 | 400 |
| | 1.35 | 400 |
| DDR2 SDRAM | 1.8 | 400 |
| LPDDR2 SDRAM | 1.2 | 333 |

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

Low-Power Serial Transceivers

Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.


Transceiver Channels

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



PMA Features

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

| Features | Capability |
|---|---|
| Backplane support | Driving capability up to 6.144 Gbps |
| PLL-based clock recovery | Superior jitter tolerance |
| Programmable deserialization and word alignment | Flexible deserialization width and configurable word alignment pattern |
| Equalization and pre-emphasis | Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization No decision feedback equalizer (DFE) |
| Ring oscillator transmit PLLs | 614 Mbps to 6.144 Gbps |
| Input reference clock range | 20 MHz to 400 MHz |
| Transceiver dynamic reconfiguration | Allows the reconfiguration of a single channel without affecting the operation of other channels |



PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO[®] (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

Table 23. Transceiver PCS Features for Cyclone V Devices

| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|--|---|--|--|
| 3-Gbps and 6-Gbps Basic | 0.614 to 6.144 | Phase compensation FIFO Byte serializer 8B/10B encoder Transmitter bit-slip | Word aligner Deskew FIFO Rate-match FIFO 8B/10B decoder Byte deserializer Byte ordering Receiver phase compensation FIFO |
| PCIe Gen1 (x1, x2, x4) | 2.5 and 5.0 | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic |
| PCIe Gen2 (x1, x2, x4) ⁽¹²⁾ | | | logic |
| GbE | 1.25 | Custom PHY IP core with preset feature GbE transmitter synchronization state machine | Custom PHY IP core with preset feature GbE receiver synchronization state machine |
| XAUI (13) | 3.125 | • XAUI synchronization state machine for bonding four • XAU | Dedicated 70 to 11111 11 core |
| HiGig | 3.75 | | XAUI synchronization state machine for realigning four channels |
| SRIO 1.3 and 2.1 | 1.25 to 3.125 | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 channel bonding | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 deskew state machine |
| SDI, SD/HD, and 3G-SDI | 0.27 ⁽¹⁴⁾ , 1.485, and 2.97 | Custom PHY IP core with preset feature | Custom PHY IP core with preset feature |
| JESD204A | 0.3125 ⁽¹⁵⁾ to 3.125 | | |
| | , | | continued |

⁽¹²⁾ PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.


⁽¹³⁾ XAUI is supported through the soft PCS.

 $^{^{(14)}}$ The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

⁽¹⁵⁾ The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.



Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.

CV-51001 | 2018.05.07



Note:

Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks[®], and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information

International Altera Sales Support Offices

Dynamic and Partial Reconfiguration

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial Reconfiguration

Note:

The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



| Date | Version | Changes |
|---------------|------------|--|
| | | Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6. Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices. Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices. Removed '36 x 36' from the Variable-Precision DSP Block. Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device. Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices. Updated Figure 7 which shows the I/O vertical migration table. Updated Table 17 for Cyclone V SX C4 device. Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices. Removed 'Counter reconfiguration' from the PLL Features. Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps. Removed 'Distributed Memory' symbol. Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature. |
| December 2012 | 2012.12.28 | Updated the pin counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth. |
| November 2012 | 2012.11.19 | Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and ST. Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. |
| July 2012 | 2.1 | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) |
| June 2012 | 2.0 | Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. |