# Intel - 5CSEBA2U19C7N Datasheet





Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	800MHz
Primary Attributes	FPGA - 25K Logic Elements
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-FBGA
Supplier Device Package	484-UBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cseba2u19c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone V Device Overview	3
Key Advantages of Cyclone V Devices	3
Summary of Cyclone V Features	4
Cyclone V Device Variants and Packages	5
Cyclone V E	5
Cyclone V GX	7
Cyclone V GT	
Cyclone V SE12	2
Cyclone V SX14	4
Cyclone V ST1	5
I/O Vertical Migration for Cyclone V Devices18	3
Adaptive Logic Module	3
Variable-Precision DSP Block19	
Embedded Memory Blocks2	1
Types of Embedded Memory2	1
Embedded Memory Capacity in Cyclone V Devices	1
Embedded Memory Configurations22	2
Clock Networks and PLL Clock Sources22	2
FPGA General Purpose I/O2	3
PCIe Gen1 and Gen2 Hard IP 24	4
External Memory Interface 24	
Hard and Soft Memory Controllers24	
External Memory Performance2	
HPS External Memory Performance2	
Low-Power Serial Transceivers2	
Transceiver Channels2	
PMA Features	5
PCS Features22	
SoC with HPS28	
HPS Features28	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration3	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Protocol32	
Power Management	
Document Revision History for Cyclone V Device Overview	3



# **Cyclone V Device Overview**

The Cyclone<sup>®</sup> V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

### **Related Information**

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

# **Key Advantages of Cyclone V Devices**

### Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	<ul> <li>Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks</li> <li>Up to 40% lower power consumption than the previous generation device</li> </ul>
Improved logic integration and differentiation capabilities	<ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 13.59 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> </ul>
Increased bandwidth capacity	<ul><li>3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers</li><li>Hard memory controllers</li></ul>
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	<ul> <li>Requires only two core voltages to operate</li> <li>Available in low-cost wirebond packaging</li> <li>Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration</li> </ul>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Feature	Description
	<ul> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li> <li>FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller</li> <li>Arm CoreSight<sup>™</sup> JTAG debug access port, trace port, and on-chip trace storage</li> </ul>
Configuration	<ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced advanced encryption standard (AES) design security features</li> <li>CvP</li> <li>Dynamic reconfiguration of the FPGA</li> <li>Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options</li> <li>Internal scrubbing <sup>(2)</sup></li> <li>Partial reconfiguration <sup>(3)</sup></li> </ul>

# **Cyclone V Device Variants and Packages**

## Table 3. Device Variants for the Cyclone V Device Family

Variant	Description
Cyclone V E	Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications
Cyclone V GX	Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications
Cyclone V GT	The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications
Cyclone V SE	SoC with integrated Arm-based HPS
Cyclone V SX	SoC with integrated Arm-based HPS and 3.125 Gbps transceivers
Cyclone V ST	SoC with integrated Arm-based HPS and 6.144 Gbps transceivers

# Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

#### **Related Information**

#### Product Selector Guide

Provides the latest information about Intel products.

<sup>(2)</sup> The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.


<sup>(3)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel<sup>®</sup> sales representatives.



# **Available Options**

### Figure 1. Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



## **Maximum Resources**

#### Table 4. Maximum Resource Counts for Cyclone V E Devices

Res	ource		Member Code						
		A2	A4	A5	A7	A9			
Logic Elements	(LE) (K)	25	49	77	150	301			
ALM		9,430	18,480	29,080	56,480	113,560			
Register		37,736	73,920	116,320	225,920	454,240			
Memory (Kb)	M10K	1,760	3,080	4,460	6,860	12,200			
	MLAB	196	303	424	836	1,717			
Variable-precisi	on DSP Block	25	66	150	156	342			
18 x 18 Multipli	er	50	132	300	312	684			
PLL		4	4	6	7	8			
GPIO		224	224	240	480	480			
LVDS	Transmitter	56	56	60	120	120			
	Receiver	56	56	60	120	120			
Hard Memory C	ontroller	1	1	2	2	2			



### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

## **Package Plan**

#### Table 5. Package Plan for Cyclone V E Devices

Member Code	M383 (13 mm)	M484 (15 mm)	U324 (15 mm)	F256 (17 mm)	U484 (19 mm)	F484 (23 mm)	F672 (27 mm)	F896 (31 mm)
	GPIO							
A2	223	-	176	128	224	224	-	_
A4	223	-	176	128	224	224	-	_
A5	175	-	_	_	224	240	-	_
A7	-	240	_	_	240	240	336	480
A9	-	-	-	_	240	224	336	480

# **Cyclone V GX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

## **Related Information**

Product Selector Guide


Provides the latest information about Intel products.



# **Available Options**

### Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



# **Maximum Resources**

## Table 6. Maximum Resource Counts for Cyclone V GX Devices

Resource			Member Code						
		C3	C4	C5	C7	C9			
Logic Elements	(LE) (K)	36	50	77	150	301			
ALM		13,460	18,860	29,080	56,480	113,560			
Register		53,840	75,440	116,320	225,920	454,240			
Memory (Kb)	M10K	1,350	2,500	4,460	6,860	12,200			
	MLAB	182	424	424	836	1,717			
Variable-precisio	on DSP Block	57	70	150	156	342			
18 x 18 Multiplie	er	114	140	300	312	684			
PLL	PLL		6	6	7	8			
3 Gbps Transceiver		3	6	6	9	12			
GPIO <sup>(4)</sup>		208	336	336	480	560			
		•	1	1	1	continued			

<sup>&</sup>lt;sup>(4)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus<sup>®</sup> Prime software, the number of user I/Os includes transceiver I/Os.



Resource		Member Code				
		D5	D7	D9		
	Receiver	84	120	140		
PCIe Hard IP Block		2	2	2		
Hard Memory Controller		2	2	2		

## **Related Information**

# True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

### Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	M301 (11 mm)			M383 M48 (13 mm) (15 m			U4 (19 ו	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	—	—	—	_	—		240	5

Member Code	F4 (23 i				F896 (31 mm)		F11 (35 i	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 ( <del>6</del> )	480	9 ( <del>6</del> )	—	—
D9	224	6	336	9 ( <del>6</del> )	480	12 (7)	560	12 (7)

### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



# **Cyclone V SE**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### **Related Information**

#### Product Selector Guide


Provides the latest information about Intel products.

## **Available Options**

### Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.







# **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

### **Related Information**

#### Product Selector Guide


Provides the latest information about Intel products.

# **Available Options**

### Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



### **Maximum Resources**

### Table 12. Maximum Resource Counts for Cyclone V SX Devices


Reso	urce		Member Code						
		C2	C4	C5	C6				
Logic Elements (LE) (K)		25	40	85	110				
ALM		9,430	15,880	32,070	41,910				
Register		37,736	60,376	128,300	166,036				
Memory (Kb)	M10K	1,400	2,700	3,970	5,570				
	MLAB	138	231	480	621				
Variable-precision D	SP Block	36	84	87	112				
18 x 18 Multiplier		72	168	174	224				
FPGA PLL		5	5	6	6				
			•		continued.				



# **I/O Vertical Migration for Cyclone V Devices**

## Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

*Note:* To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.


# **Adaptive Logic Module**

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



#### Figure 8. ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

#### **Related Information**

Embedded Memory Capacity in Cyclone V Devices on page 21 Lists the embedded memory capacity for each device.

# **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation
- A second accumulator feedback register to accommodate complex multiplyaccumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Intel Quartus Prime design software



Variant	Member Code	Variable- precision	Independent Input and Output Multiplications Operator			18 x 18 Multiplier	18 x 18 Multiplier
		DSP Block		18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Adder Summed with 36 bit Input
	C6	112	336	224	112	112	112
Cyclone V ST	D5	87	261	174	87	87	87
	D6	112	336	224	112	112	112

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

# **Types of Embedded Memory**

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Cyclone V Devices**

# Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

Variant	Member Code	M10K		MLAB		Total RAM Bit
		Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)
Cyclone V E	A2	176	1,760	314	196	1,956
	A4	308	3,080	485	303	3,383
	A5	446	4,460	679	424	4,884
	A7	686	6,860	1338	836	7,696
	A9	1,220	12,200	2748	1,717	13,917
Cyclone V GX	C3	135	1,350	291	182	1,532
	C4	250	2,500	678	424	2,924
	C5	446	4,460	678	424	4,884
	C7	686	6,860	1338	836	7,696
	C9	1,220	12,200	2748	1,717	13,917
						continued



# **PLL Features**

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

### **Fractional PLL**

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

# **FPGA General Purpose I/O**

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- LVDS output buffer with programmable differential output voltage (V\_{\text{OD}}) and programmable pre-emphasis
- On-chip parallel termination ( $R_T$  OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture




# PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

### Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

# **External Memory Interface**

This section provides an overview of the external memory interface in Cyclone V devices.

# Hard and Soft Memory Controllers


Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



### Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



# **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

#### Table 22. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability		
Backplane support	Driving capability up to 6.144 Gbps		
PLL-based clock recovery	Superior jitter tolerance		
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern		
Equalization and pre-emphasis	<ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul>		
Ring oscillator transmit PLLs	614 Mbps to 6.144 Gbps		
Input reference clock range	20 MHz to 400 MHz		
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels		





PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	<ul> <li>Custom PHY IP core with preset feature</li> <li>Electrical idle</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> <li>Signal detect</li> <li>Wider spread of asynchronous SSC</li> </ul>
CPRI 4.1 <sup>(16)</sup>	0.6144 to 6.144	Dedicated deterministic latency PHY IP core	Dedicated deterministic latency PHY IP core
OBSAI RP3	0.768 to 3.072	Transmitter (TX) manual bit-slip mode	Receiver (RX) deterministic     latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 <sup>(17)</sup>	1.62 and 2.7		Wider spread of asynchronous     SSC

# **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates


# **HPS Features**

The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>&</sup>lt;sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>&</sup>lt;sup>(17)</sup> Pending characterization.





## Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor

## **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



## **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA<sup>®</sup>) Advanced eXtensible Interface (AXI<sup>™</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

## **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

# **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

### Cyclone V Device Overview CV-51001 | 2018.05.07



Date	Version	Changes
		<ul> <li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 472 to 678</li> <li>Cyclone V GX C5: Updated from 679 to 678</li> </ul>
March 2015	2015.03.31	<ul> <li>Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.</li> <li>Added optional suffix "SC: Internal scrubbing support" to the following diagrams: <ul> <li>Sample Ordering Code and Available Options for Cyclone V E Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V GX Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> </ul> </li> </ul>
January 2015	2015.01.23	<ul> <li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:         <ul> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.</li> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 x 18 multiplier: Updated from 102 to 114</li> </ul> </li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 x 9 Multiplier: Updated from 102 to 114</li> </ul> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>18 x 18 Multiplier: Updated from 102 to 114</li> </ul> <li>Updated Rumory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li> <li>MLAB Block: Updated from 255 to 291</li> <li>MLAB RAM bit (Kb): Updated from 1,349 to 1,531</li> </ul>
October 2014	2014.10.06	Added a footnote to the "Transceiver PCS Features for Cyclone V Devices"
		table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices. continued



GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	Date	Version	Changes
and A6, SX C4 and C6, ST D6 devices.         Updated PFCA PLL for Maximum Resource Counts for Cyclone V SE A2, SX (2, devices).         Removed 33 x 36' from the Variable-Precision DSP Block.         Updated Mariable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         Updated Figure 7 which shows the 1/0 vertical migration table.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Capability in Cable 22 of Backplane support to 76.144 Gbps'.         Updated the Capability in Table 22 of Backplane support to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the GPIC ondurts for the MBGA packages.         Updated the GPIC onducts for the MBGA packages.         Updated the QPIC counts for the MBGA packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table for vertical migration of the U484 packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Up			and A6.
C2, devices.       • Removed '3s x 35' from the Variable-Precision DSP Block.         • Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         • Updated Her HPS 1/O counts for Cyclone V SX C4 device.         • Updated Figure 7 which shows the 1/O vertical migration table.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 device.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 and A6, SX C4 and C6, ST D6 devices.         • Removed 'Counter reconfiguration' from the PLL Features.         • Updated Cbps.         • Removed 'Distributed Memory' symbol.         • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         • Updated the Capability in Table 23 of 3 Gbps to '6 Gbps 2.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         • Updated the GPIO counts for the MBGA packages.         • Updated the GPIO counts for the MBGA packages.         • Updated the Vertical migration table for vertical migration of the U484 packages.         • Updated the Vertical migration table for vertical migration the U484 packages.			and A6, SX C4 and C6, ST D6 devices.
Image: Second			
Maximum Resource Counts for Cyclone V SE, SX, and ST device.         Updated Figure 7 which shows the I/O vertical migration table.         Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A and A6, SX C4 and C6, ST D6 devices.         Removed Counter reconfiguration if nor the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6,144 Gbps.         Removed Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the POI ond transceiver counts for the MBGA packages.         Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO ounts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO counts for the U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.      <			<ul> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> </ul>
•Updated Figure 7 which shows the L/O vertical migration table.•Updated Table 17 for Cyclone V SX C4 device.•Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D5 devices.•Removed 'Counter reconfiguration' from the PLL Features.•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated the CAsability in Table 23 form 5 Gbps to '6 Gbps'.•Updated the PData Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to for 144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the GPIC counts for the MBGA packages.•Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT 09 devices.•Updated the Wertical migration table for vertical migration of the U484 packages.•Updated the WHGA packages and additional U484 packages for Cyclone V E GX, and GT.•Added ardering code for five-transceiver devices for Cyclone V E GX, and GT.•Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••••••••••••••••••••••			
•       Updated Table 17 for CyClone V SX C4 device.         •       Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST b6 devices.         •       Removed 'Counter reconfiguration' from the PLL Features.         •       Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         •       Removed 'Distributed Memory' symbol.         •       Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         •       Updated the PCS Support in Table 23 for 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         •       Updated the pric counts for the MBGA packages.         •       Updated the GPIO counts for the MBGA packages.         •       Updated the GPIO counts for the MBGA packages.         •       Updated the WHGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT.         •       Updated the WHGA packages and additional U484 packages for Cyclone V E GX, and GT.         •       Updated the WHGA packages and additional U484 packages for Cy			<ul> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> </ul>
Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of S Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD devices.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated diformation on maximum transceiver controller.Removed DDR3U support.Updated diformation on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the pate.Updated the Stabeword DR3U support.Updated diformation on maxi			
SE A4 and A6, SX C4 and C6, ST D6 devices.         Removed 'Counter reconfiguration' from the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the D2R states (Gbps) in Table 23 for 5 Gbps to '6 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the tota Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the 20 and transceiver counts for the MBGA packages.         Updated the GPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT. <td< td=""><td></td><td></td><td></td></td<>			
•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated the Capability in Table 22 of Rackplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.•Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the pin counts for the MBGA packages.•Updated the GPIO counts for the MBGA packages.•Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.•Updated the WHAB supported programmable widths at 32 bits depth.November 20122012.11.192012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT D9 devices.•Updated the vertical migration table for vertical migration of the U484 packages.•Updated the wertical migration table for vertical migration of the U484 packages.•Updated the vertical migration table to add MBGA packages for Cyclone V E GX, and GT.•Added orewing code for five-transceiver devices for Cyclone V GT and ST.•Updated the vertical migration table to add MBGA packages.•Updated the vertical migration of HPS memory controller.•Removed DDR3U support.•Updated the orther on add maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter complian			
6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the CApability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the VBBA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD         Vpdated the Vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Updated the Vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Added ordering code for five-transceiver de			-
•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • • Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. • • Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. 			
Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX CS, and GT D9 devices.Updated the wrtical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added the 1, Table 3, Table 16, Table 3, Table 6, Table 7, Table 8, Table 9, Table 8, Table 9, Table 8			Removed 'Distributed Memory' symbol.
6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Added performance information.			
• Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         • Updated the GPIO contrs for the MBGA packages.         • Updated the GPIO contrs for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         • Updated the vertical migration table for vertical migration of the U484 packages.         • Updated the MLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.         • Updated Cyclone V ST speed grade information.         • Added order on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         • Updated template.         July 2012       2.1         Added once on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         • Updated templ			
'6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO and transceiver counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the WIAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated Cyclone V ST speed grade information.         Added performance information for HPS memory controller.         Removed DDR3U support.         Updated template.         July 2012       2.1         Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added table 1, Table 3, Table 16, Table 19, and Table 20.         Updated the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added table 1, Table 3, Table 16, Table 7, Ta			
• Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28       • Updated the pin counts for the MBGA packages.         • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.       • Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         November 2012       2012.11.19       • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.       • Updated the vertical migration table to add MBGA packages.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.       • Updated the vertical migration table to add MBGA packages.         • Added information for HPS memory controller.       • Removed DDR3U support.       • Updated Cyclone V ST speed grade information.         • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.       • Updated template.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 9, Table 9, Table 9, Table 9, Tab			'6.144 Gbps'.
for support of the feature.         December 2012       2012.12.28       Updated the pin counts for the MBGA packages.         Updated the GPIO and transceiver counts for the MBGA packages.       Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.       Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.       Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.       Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       2.0       Restructured the document.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       10       Nestructured the			
• Updated the GPIO and transceiver counts for the MBGA packages. • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. • Updated the vertical migration table for vertical migration of the U484 packages. • Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and ST. • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. 			
Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the WLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Copacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			C9, and GT D9 devices.
November 2012       2012.11.19 <ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>Added support for PCI Gen2 x4 lane configuration (PCIe-compatible)</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
GX, and GT.       Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated the vertical migration table to add MBGA packages.         Added performance information for HPS memory controller.         Removed DDR3U support.         Updated Cyclone V ST speed grade information.         Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			Updated the MLAB supported programmable widths at 32 bits depth.
<ul> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> </ul>
<ul> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
<ul> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Updated the vertical migration table to add MBGA packages.</li> </ul>
<ul> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Added performance information for HPS memory controller.</li> </ul>
<ul> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.
July 2012       2.1       Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			•
<ul> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
<ul> <li>Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	June 2012	2.0	
<ul> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			