
## Intel - 5CSEBA2U23C7SN Datasheet





Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Single ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	800MHz
Primary Attributes	FPGA - 25K Logic Elements
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-FBGA
Supplier Device Package	672-UBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cseba2u23c7sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Cyclone V Device Overview	3
Key Advantages of Cyclone V Devices	3
Summary of Cyclone V Features	4
Cyclone V Device Variants and Packages	5
Cyclone V E	5
Cyclone V GX	7
Cyclone V GT	
Cyclone V SE12	2
Cyclone V SX14	4
Cyclone V ST1	5
I/O Vertical Migration for Cyclone V Devices18	3
Adaptive Logic Module	3
Variable-Precision DSP Block19	
Embedded Memory Blocks2	1
Types of Embedded Memory2	1
Embedded Memory Capacity in Cyclone V Devices	1
Embedded Memory Configurations22	2
Clock Networks and PLL Clock Sources22	2
FPGA General Purpose I/O2	3
PCIe Gen1 and Gen2 Hard IP 24	4
External Memory Interface 24	
Hard and Soft Memory Controllers24	
External Memory Performance2	
HPS External Memory Performance2	
Low-Power Serial Transceivers2	
Transceiver Channels2	
PMA Features	5
PCS Features22	
SoC with HPS28	
HPS Features28	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Dynamic and Partial Reconfiguration	
Dynamic Reconfiguration3	
Partial Reconfiguration	
Enhanced Configuration and Configuration via Protocol32	
Power Management	
Document Revision History for Cyclone V Device Overview	3



# **Cyclone V Device Overview**

The Cyclone<sup>®</sup> V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

#### **Related Information**

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

# **Key Advantages of Cyclone V Devices**

#### Table 1. Key Advantages of the Cyclone V Device Family

Advantage	Supporting Feature
Lower power consumption	<ul> <li>Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks</li> <li>Up to 40% lower power consumption than the previous generation device</li> </ul>
Improved logic integration and differentiation capabilities	<ul> <li>8-input adaptive logic module (ALM)</li> <li>Up to 13.59 megabits (Mb) of embedded memory</li> <li>Variable-precision digital signal processing (DSP) blocks</li> </ul>
Increased bandwidth capacity	<ul><li>3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers</li><li>Hard memory controllers</li></ul>
Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor	<ul> <li>Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC)</li> <li>Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric</li> </ul>
Lowest system cost	<ul> <li>Requires only two core voltages to operate</li> <li>Available in low-cost wirebond packaging</li> <li>Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration</li> </ul>

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# **Summary of Cyclone V Features**

## Table 2. Summary of Features for Cyclone V Devices

Feature		Description							
Technology	<ul><li>TSMC's 28-nm low-p</li><li>1.1 V core voltage</li></ul>								
Packaging	<ul> <li>Multiple device densi different device dens</li> </ul>	<ul> <li>Multiple device densities with compatible package footprints for seamless migration between different device densities</li> </ul>							
High-performance FPGA fabric	Enhanced 8-input ALM w	vith four registers							
Internal memory blocks		b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory							
Embedded Hard IP blocks	<ul> <li>Variable-precision DSP</li> <li>Native support for up to three signal processing precision leve (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the sar variable-precision DSP block</li> <li>64-bit accumulator and cascade</li> <li>Embedded internal coefficient memory</li> <li>Preadder/subtractor for improved efficiency</li> </ul>								
	Memory controller DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support								
	Embedded transceiver I/O	PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port							
Clock networks	, , , ,	l clock network d peripheral clock networks are not used can be powered down to reduce dynamic power							
Phase-locked loops (PLLs)	<ul><li> Precision clock synth</li><li> Integer mode and fra</li></ul>	esis, clock delay compensation, and zero delay buffering (ZDB) actional mode							
FPGA General-purpose I/Os (GPIOs)	<ul><li>400 MHz/800 Mbps e</li><li>On-chip termination</li></ul>	cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength							
Low-power high-speed serial interface	Transmit pre-emphase	ibps integrated transceiver speed sis and receiver equalization nfiguration of individual channels							
HPS (Cyclone V SE, SX, and ST devices only)	<ul> <li>Single or dual-core Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency wit support for symmetric and asymmetric multiprocessing</li> <li>Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I<sup>2</sup>C interface, and up to 85 HPS GPIO interfaces</li> </ul>								
		-general-purpose timers, watchdog timers, direct memory access (DMA) iguration manager, and clock and reset managers							
		continued							

<sup>&</sup>lt;sup>(1)</sup> Contact Intel for availability.



#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

#### **Package Plan**

#### Table 5. Package Plan for Cyclone V E Devices

Member Code	M383 (13 mm)	M484 (15 mm)	U324 (15 mm)	F256 (17 mm)	U484 (19 mm)	F484 (23 mm)	F672 (27 mm)	F896 (31 mm)
	GPIO							
A2	223	-	176	128	224	224	-	_
A4	223	-	176	128	224	224	-	_
A5	175	-	_	_	224	240	-	_
A7	-	240	_	_	240	240	336	480
A9	-	-	-	_	240	224	336	480

# **Cyclone V GX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

Product Selector Guide

Provides the latest information about Intel products.



Resource			Member Code							
		C3	C4	C5	C7	С9				
LVDS	Transmitter	52	84	84	120	140				
	Receiver	52	84	84	120	140				
PCIe Hard IP Blo	PCIe Hard IP Block		2	2	2	2				
Hard Memory Controller		1	2	2	2	2				

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

### Package Plan

#### Table 7. Package Plan for Cyclone V GX Devices

Member Code					_	M383 (13 mm)		M484 (15 mm)		U324 (15 mm)		U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR			
C3	_	_	_	_	_	_	144	3	208	3			
C4	129	4	175	6	_	-	_	-	224	6			
C5	129	4	175	6	_	_	_	_	224	6			
C7	—	—	—	—	240	3	—		240	6			
C9	_	_	_	_	_	_	_		240	5			

Member Code		F484 (23 mm)		F672 (27 mm)		F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	
C3	208	3	_	_	_	_	_	-	
C4	240	6	336	6	_	_	_	-	
C5	240	6	336	6	_	_	_	-	
C7	240	6	336	9	480	9	_	-	
C9	224	6	336	9	480	12	560	12	

## **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### Product Selector Guide

Provides the latest information about Intel products.



Resource		Member Code					
		D5	D7	D9			
	Receiver		120	140			
PCIe Hard IP Block		2	2	2			
Hard Memory Controller		2	2	2			

### **Related Information**

# True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

### **Package Plan**

#### Table 9.Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

Member Code	M301 (11 mm)				M484 (15 mm)		U484 (19 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	129	4	175	6	_	_	224	6
D7	_	_	_	_	240	3	240	6
D9	—	—	—	_	—		240	5

Member Code	F484 (23 mm)				F896 (31 mm)		F1152 (35 mm)	
	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR	GPIO	XCVR
D5	240	6	336	6	_	_	_	_
D7	240	6	336	9 ( <del>6</del> )	480	9 ( <del>6</del> )	—	—
D9	224	6	336	9 ( <del>6</del> )	480	12 (7)	560	12 (7)

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



### **Maximum Resources**

#### Table 10. Maximum Resource Counts for Cyclone V SE Devices

Res	ource		Ме	mber Code	
		A2	A4	A5	A6
Logic Elements (	LE) (K)	25	40	85	110
ALM		9,430	15,880	32,070	41,910
Register		37,736	60,376	128,300	166,036
Memory (Kb)	M10K	1,400	2,700	3,970	5,570
	MLAB	138	231	480	621
Variable-precisio	n DSP Block	36	84	87	112
18 x 18 Multiplie	r	72	168	174	224
FPGA PLL		5	5	6	6
HPS PLL		3	3	3	3
FPGA GPIO		145	145	288	288
HPS I/O		181	181	181	181
LVDS	Transmitter	32	32	72	72
	Receiver	37	37	72	72
FPGA Hard Memo	FPGA Hard Memory Controller		1	1	1
HPS Hard Memor	HPS Hard Memory Controller		1	1	1
Arm Cortex-A9 MPCore Processor		Single- or dual- core	Single- or dual- core	Single- or dual-core	Single- or dual-core

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

### **Package Plan**

#### Table 11.Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code	U484 (19 mm)		U672 (23 mm)		F896 (31 mm)	
	FPGA GPIO	FPGA GPIO HPS I/O		HPS I/O	FPGA GPIO	HPS I/O
A2	66	151	145	181	_	_
A4	66	151	145	181	_	_
A5	66	151	145	181	288	181
A6	66	151	145	181	288	181





## **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### Product Selector Guide


Provides the latest information about Intel products.

### **Available Options**

#### Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



#### **Maximum Resources**

#### Table 12. Maximum Resource Counts for Cyclone V SX Devices


Reso	urce		Member Code					
		C2	C4	C5	C6			
Logic Elements (LE) (K)		25	40	85	110			
ALM		9,430	15,880	32,070	41,910			
Register		37,736	60,376	128,300	166,036			
Memory (Kb)	M10K	1,400	2,700	3,970	5,570			
	MLAB	138	231	480	621			
Variable-precision DSP Block		36	84	87	112			
18 x 18 Multiplier		72	168	174	224			
FPGA PLL		5	5	6	6			
			•		continued.			



# **I/O Vertical Migration for Cyclone V Devices**

#### Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

*Note:* To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

# **Adaptive Logic Module**

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



### Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

Usage Example	Multiplier Size (Bit)	DSP Block Resource
Low precision fixed point for video applications	Three 9 x 9	1
Medium precision fixed point in FIR filters	Two 18 x 18	1
FIR filters and general DSP usage	Two 18 x 18 with accumulate	1
High precision fixed- or floating-point implementations	One 27 x 27 with accumulate	1

You can configure each DSP block during compilation as independent three 9 x 9, two  $18 \times 18$ , or one  $27 \times 27$  multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

#### Table 17. Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

Variant	Member Code	Variable- precision DSP Block		dent Input an plications Ope		18 x 18 Multiplier	18 x 18 Multiplier
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Adder Summed with 36 bit Input
Cyclone V E	A2	25	75	50	25	25	25
	A4	66	198	132	66	66	66
-	A5	150	450	300	150	150	150
	A7	156	468	312	156	156	156
	A9	342	1,026	684	342	342	342
Cyclone V	C3	57	171	114	57	57	57
GX	C4	70	210	140	70	70	70
-	C5	150	450	300	150	150	150
	C7	156	468	312	156	156	156
	C9	342	1,026	684	342	342	342
Cyclone V GT	D5	150	450	300	150	150	150
	D7	156	468	312	156	156	156
-	D9	342	1,026	684	342	342	342
Cyclone V SE	A2	36	108	72	36	36	36
-	A4	84	252	168	84	84	84
-	A5	87	261	174	87	87	87
	A6	112	336	224	112	112	112
Cyclone V SX	C2	36	108	72	36	36	36
-	C4	84	252	168	84	84	84
	C5	87	261	174	87	87	87
							continued



Variant	Member Variable- Code precision		-	dent Input and plications Ope	18 x 18 Multiplier Adder Mode	18 x 18 Multiplier Adder	
		DSP Block	9 x 9 Multiplier	18 x 18 Multiplier	27 x 27 Multiplier	Adder Mode	Summed with 36 bit Input
	C6	112	336	224	112	112	112
Cyclone V ST	D5	87	261	174	87	87	87
	D6	112	336	224	112	112	112

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

# **Types of Embedded Memory**

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Cyclone V Devices**

### Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

	Member	M1	.0К	ML	Total RAM Bit		
Variant	Code	Block	RAM Bit (Kb)	Block	RAM Bit (Kb)	(Kb)	
Cyclone V E	A2	176	1,760	314	196	1,956	
	A4	308	3,080	485	303	3,383	
	A5	446	4,460	679	424	4,884	
	A7	686	6,860	1338	836	7,696	
	A9	1,220	12,200	2748	1,717	13,917	
Cyclone V GX	C3	135	1,350	291	182	1,532	
	C4	250	2,500	678	424	2,924	
	C5	446	4,460	678	424	4,884	
	C7	686	6,860	1338	836	7,696	
	C9	1,220	12,200	2748	1,717	13,917	
	continued						




# PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

#### Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

# **External Memory Interface**

This section provides an overview of the external memory interface in Cyclone V devices.

### Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.





PCS Support	Data Rates (Gbps)	Transmitter Data Path Feature	Receiver Data Path Feature
Serial ATA Gen1 and Gen2	1.5 and 3.0	<ul> <li>Custom PHY IP core with preset feature</li> <li>Electrical idle</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> <li>Signal detect</li> <li>Wider spread of asynchronous SSC</li> </ul>
CPRI 4.1 <sup>(16)</sup>	0.6144 to 6.144	Dedicated deterministic latency     PHY IP core	Dedicated deterministic latency PHY IP core
OBSAI RP3	0.768 to 3.072	Transmitter (TX) manual bit-slip mode	Receiver (RX) deterministic     latency state machine
V-by-One HS	Up to 3.75	Custom PHY IP core	Custom PHY IP core
DisplayPort 1.2 <sup>(17)</sup>	1.62 and 2.7		Wider spread of asynchronous     SSC

# **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

## **HPS Features**

The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>&</sup>lt;sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>&</sup>lt;sup>(17)</sup> Pending characterization.



### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA<sup>®</sup>) Advanced eXtensible Interface (AXI<sup>™</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS-FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

### **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or
  partially reconfigure the FPGA fabric at any time under software control. The HPS
  can also configure other FPGAs on the board through the FPGA configuration
  controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.



*Note:* Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

#### **Related Information**

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

### **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Platform Designer (Standard) system integration tool in the Intel Quartus Prime software.

For software development, the Arm-based SoC devices inherit the rich software development ecosystem available for the Arm Cortex-A9 MPCore processor. The software development process for Intel SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks<sup>®</sup>, and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Intel sales team.

You can begin device-specific firmware and software development on the Intel SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

#### **Related Information**

International Altera Sales Support Offices

# **Dynamic and Partial Reconfiguration**

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

### **Dynamic Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

### **Partial Reconfiguration**

*Note:* The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.



Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Intel simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Intel Quartus Prime design software. With the Intel solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

# **Enhanced Configuration and Configuration via Protocol**

Cyclone V devices support 1.8 V, 2.5 V, 3.0 V, and 3.3 V programming voltages and several configuration schemes.

Mode	Data Width	Max Clock Rate (MHz)	Max Data Rate (Mbps)	Decompressi on	Design Security	Partial Reconfigurat ion <sup>(18)</sup>	Remote System Update
AS through the EPCS and EPCQ serial configuration device	1 bit, 4 bits	100	_	Yes	Yes	_	Yes
PS through CPLD or external microcontroller	1 bit	125	125	Yes	Yes	_	_
FPP	8 bits	125	_	Yes	Yes	_	Parallel flash
	16 bits	125	_	Yes	Yes	Yes	loader
CvP (PCIe)	x1, x2, and x4 lanes	-	_	Yes	Yes	Yes	_
JTAG	1 bit	33	33	-	_	_	_

 Table 24.
 Configuration Schemes and Features Supported by Cyclone V Devices

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### **Related Information**

Configuration via Protocol (CvP) Implementation in Intel FPGAs User Guide Provides more information about CvP.

<sup>&</sup>lt;sup>(18)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



# **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

# **Document Revision History for Cyclone V Device Overview**

Document Version	Changes
2018.05.07	<ul> <li>Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams.</li> <li>Rebranded as Intel.</li> </ul>

Date	Version	Changes
December 2017	2017.12.18	Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.
June 2016	2016.06.10	Updated Cyclone V GT speed grade to $-7$ in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.
December 2015	2015.12.21	<ul> <li>Added descriptions to package plan tables for Cyclone V GT and ST devices.</li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
June 2015	2015.06.12	<ul> <li>Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.</li> <li>Updated logic elements (LE) (K) for the following devices: <ul> <li>Cyclone V E A7: Updated from 149.5 to 150</li> <li>Cyclone V GX C3: Updated from 149.7 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> <li>Cyclone V GT D7: Updated from 149.5 to 150</li> </ul> </li> <li>Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: <ul> <li>Cyclone V GX C3: Updated from 291 to 182</li> <li>Cyclone V GX C4: Updated from 678 to 424</li> <li>Cyclone V GX C7: Updated from 1,338 to 836</li> <li>Cyclone V GX C9: Updated from 1,717</li> </ul> </li> </ul>
	1	continued

#### Cyclone V Device Overview CV-51001 | 2018.05.07



•Updated MLAB RAM Bit (KD) in Embedded Memory Capacity and Distribution in Cyclone V GX G3: Updated from 181 to 182 - Cyclone V GX G4: Updated from 25 to 243 • Updated Total RAM Bit (KD) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: - Cyclone V GX G3: Updated from 1,531 to 1,532 - Cyclone V GX G4: Updated from 2,795 to 2,924March 20152015.03.31• Added Internal Scrubbing Fedure under configuration in Summary of Fedures for Cyclone V Devices table as follows: - Cyclone V GX G4: Updated from 7,975 to 2,824 - Cyclone V GX G4: Updated from 7,975 to 2,824 - Cyclone V GX G4: Updated from 7,975 to 788 - Cyclone V GX G4: Updated from 797 to 678March 20152015.03.31• Added optional suffix "SC: Internal scrubbing fedure under configuration in Summary of Features for Cyclone V Devices table. - Added optional suffix "SC: Internal scrubbing fedure of VS Devices - Sample Ordering Code and Available Options for Cyclone V SE Devices - Sample Ordering Code and Available Options for Cyclone V ST Devices - Sample Ordering Code and Available Options for Cyclone V ST Devices - Sample Ordering Code and Available Options for Cyclone V ST Devices - Sample Ordering Code and Available Options for Cyclone V ST Devices - Sample Ordering Code and Available Options for Cyclone V ST Devices - Operating Temperature: Removed C and A temperature grades - Updated the transceiver specification for Cyclone V ST Devices - Operating Temperature: Removed C and A temperature grades - Updated Maximum Resource Counts for Cyclone V ST Devices - Device Variants for the Cyclone V Device Family table - Device Variants for the Cyclone V Device Family table - Device Variants for the Cyclone V Devices table for Cyclone V C Cyclone V GX G3 devices. - Logic elements (LF) (K): Updated from 51 to 57 	Date	Version	Changes
Features for Cyclone V Devices table.• Added optional suffix "SC: Internal scrubbing support" to the following diagrams:- Sample Ordering Code and Available Options for Cyclone V E Devices- Sample Ordering Code and Available Options for Cyclone V SX Devices- Sample Ordering Code and Available Options for Cyclone V SX Devices- Sample Ordering Code and Available Options for Cyclone V SX Devices- Sample Ordering Code and Available Options for Cyclone V SX Devices- Sample Ordering Code and Available Options for Cyclone V SX Devices- Sample Ordering Code and Available Options for Cyclone V STDevices figure because Cyclone V ST devices are only available in 1 temperature grade and -7 speed grade Operating Temperature: Removed C and A temperature grades- Updated the transceiver specification for Cyclone V ST Devices- Updated the transceiver specification for Cyclone V ST Devices- Updated the transceiver specification for Cyclone V ST Devices- Updated the transceiver counts for Cyclone V ST Devices- Updated Maximum Resource Counts for Cyclone V ST Devices- Logic elements (LE) (K): Updated from 51 to 57- 18 × 18 multiplier: Updated from 51 to 57- 9 × 9 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57- 18 × 18 Multiplier: Updated from 51 to 57 <tr< td=""><td></td><td></td><td><ul> <li>Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 472 to 678</li> </ul></td></tr<>			<ul> <li>Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:</li> <li>Cyclone V GX C4: Updated from 472 to 678</li> </ul>
Devices figure because Cyclone V ST devices are only available in 1 temperature grade and -7 speed grade. 	March 2015	2015.03.31	<ul> <li>Features for Cyclone V Devices table.</li> <li>Added optional suffix "SC: Internal scrubbing support" to the following diagrams: <ul> <li>Sample Ordering Code and Available Options for Cyclone V E Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V GX Devices</li> <li>Sample Ordering Code and Available Options for Cyclone V SE Devices</li> </ul> </li> </ul>
	January 2015	2015.01.23	<ul> <li>Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps: <ul> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> </ul> </li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices. <ul> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 × 18 multiplier: Updated from 102 to 114</li> </ul> </li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices. <ul> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 × 9 Multiplier: Updated from 153 to 171</li> <li>18 × 18 Multiplier: Updated from 102 to 114</li> <li>27 × 27 Multiplier: Updated from 51 to 57</li> <li>18 × 18 Multiplier Adder Mode: Updated from 51 to 57</li> <li>18 × 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57</li> <li>18 × 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57</li> <li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li> <li>MLAB block: Updated from 255 to 291</li> <li>MLAB RAM bit (Kb): Updated from 159 to 181</li> </ul> </li> </ul>
	October 2014	2014.10.06	

#### Cyclone V Device Overview CV-51001 | 2018.05.07



Cyclone V SE and SX devices.           December 2013         2013.12.26         Corrected single or dual-core ARM Cortex-A9 MPCore processor-up t MHz from 800 MHz.           Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Phan and I/O Vertical Migration tables.         Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Phan and I/O Vertical Migration tables.           Added link to Altera Product Selector for each device variant.         Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.           Added leaded package options.         Removed the note "The number of PLIs includes general-purpose fractional PLLs and transceiver fractional PLLs" for all PLLs in the Maximum Resource Counts table.           Corrected max LVDS counts for transmitter and receiver for Cyclone A3 device from 140 to 120.         Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 input for Cyclone V SE devices from 15 to 84.           Corrected 1 VDS transmitter for Cyclone V SE A2 and A4 as well as SX and C4 devices from 31 to 32.         Corrected 1VDS transmitter for Cyclone V SE A2 and A4 as well as SX and C4 devices from 31 to 37.           Corrected 1VDS receiver for Cyclone V SE A2 and A4 as well as SX of C4 devices from 31 to 37.         Corrected transciever speed grade for Cyclone V ST devices ordering from 4 to 5.           Updated the DDR3 SDRAM for the maximum frequency's soft contro and the minimum frequency from 300 to 303 for voltage 1.35V.         Added links to hare S Sterenal Memory Spec Estimator tool t	Date	Version	Changes
MH2 from 800 MH2.         Removed Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migraton tables.         Removed the note "The number of GPIOs does not include transceive I/Os." for GPIOs in the Maximum Resource Counts table Cyclone V E and SE.         Added link to Altera Product Selector for each device variant.         Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.         Added leade package options.         Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver factional PLLs and transceiver for Cyclone V GT devices to indicate Maximum Resource Counts table.         Corrected max LVDS counts for transmitter and receiver for Cyclone A5 device from 84 to 60.         Corrected max LVDS counts for transmitter and receiver for Cyclone A5 device from 140 to 120.         Corrected Variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder subset and 18 x 18 multiplier adder subset and 18 x 18 multiplier for Cyclone V SE devices from 116 to 11.         Corrected 18 x 18 multiplier for Cyclone V SE 2 and A4 as well as SX and C4 devices from 35 to 37.         Corrected 1VDS transmitter for Cyclone V SE 42 and A4 as well as SX and C4 devices from 35 to 37.         Corrected 14 transceiver speed grade for Cyclone V ST devices ordering from 4 to 5.         Updated the DDR3 SDRAM for the maximum frequency's soft coating from 4 to 5.         Updated the DDR3 SDRAM for the Rovivedge Base.         Corrected	July 2014	2014.07.07	Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.
<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 14</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as S and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft contro and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the t listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS feature Cyclone V.</li> <li>Added decompression support for the CvP configuration mode.</li> <li>May 2013</li> <li>2013.05.06</li> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topic easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices supp only PCIE Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capaar '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface 1.44 Gbps'.</li> <li>Updated LVDS in the M386 package to M383 for Figure 1, Figure 2 and Figure 1.44 Gbps'.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> </ul>	December 2013	2013.12.26	<ul> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit</li> </ul>
May 2013       2013.05.06 <ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topic easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices supp only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capae '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interf '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> </ul>			<ul> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168.</li> <li>Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> </ul>
<ul> <li>Updated the GPIO count to '129' for the M301 package of the Cyclor GX C5 device.</li> <li>Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.</li> </ul>	May 2013	2013.05.06	<ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> </ul>



GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	Date	Version	Changes
and A6, SX C4 and C6, ST D6 devices.         Updated PFCA PLL for Maximum Resource Counts for Cyclone V SE A2, SX (2, devices).         Removed 33 x 36' from the Variable-Precision DSP Block.         Updated Mariable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         Updated Figure 7 which shows the 1/0 vertical migration table.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Table 17 for Cyclone V SX C4 device.         Updated Capability in Cable 22 of Backplane support to 76.144 Gbps'.         Updated the Capability in Table 22 of Backplane support to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to 76.144 Gbps'.         Updated the GPIC ondurts for the MBGA packages.         Updated the GPIC onducts for the MBGA packages.         Updated the QPIC counts for the MBGA packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table for vertical migration of the U484 packages.         Updated the Wertical migration table for vertical migration of the U484 packages.         Up			and A6.
C2, devices.       • Removed '3s x 35' from the Variable-Precision DSP Block.         • Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.         • Updated Her HPS 1/O counts for Cyclone V SX C4 device.         • Updated Figure 7 which shows the 1/O vertical migration table.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 device.         • Updated Embedded Memory Capacity and Distribution table for Cyclone V SK C4 and A6, SX C4 and C6, ST D6 devices.         • Removed 'Counter reconfiguration' from the PLL Features.         • Updated Cbps.         • Removed 'Distributed Memory' symbol.         • Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         • Updated the Capability in Table 23 of 3 Gbps to '6 Gbps 2.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps to '6 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         • Updated the GPIO counts for the MBGA packages.         • Updated the GPIO counts for the MBGA packages.         • Updated the Vertical migration table for vertical migration of the U484 packages.         • Updated the Vertical migration table for vertical migration the U484 packages.			and A6, SX C4 and C6, ST D6 devices.
Image: Second			
Maximum Resource Counts for Cyclone V SE, SX, and ST device.         Updated Figure 7 which shows the I/O vertical migration table.         Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A and A6, SX C4 and C6, ST D6 devices.         Removed Counter reconfiguration if nor the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6,144 Gbps.         Removed Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the POI ond transceiver counts for the MBGA packages.         Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO ounts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the GPIO counts for the U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.      <			<ul> <li>Removed '36 x 36' from the Variable-Precision DSP Block.</li> </ul>
•Updated Figure 7 which shows the L/O vertical migration table.•Updated Table 17 for Cyclone V SX C4 device.•Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D5 devices.•Removed 'Counter reconfiguration' from the PLL Features.•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.•Updated the CAsability in Table 23 form 5 Gbps to '6 Gbps'.•Updated the PData Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to for 144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the GPIC counts for the MBGA packages.•Updated the GPIO counts for the U844 package of the Cyclone V E A9, GX C9, and GT 09 devices.•Updated the Wertical migration table for vertical migration of the U484 packages.•Updated the WHGA packages and additional U484 packages for Cyclone V E GX, and GT.•Added ardering code for five-transceiver devices for Cyclone V E GX, and GT.•Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••Added ordering code for five-transceiver devices for Cyclone V G GX, and GT.••••••••••••••••••••••			
•       Updated Table 17 for CyClone V SX C4 device.         •       Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST b6 devices.         •       Removed 'Counter reconfiguration' from the PLL Features.         •       Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         •       Removed 'Distributed Memory' symbol.         •       Updated the Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         •       Updated the PCS Support in Table 23 for 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 73 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 73 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the Data Rates (Gbps) in Table 23 of 73 Gbps and 6 Gbps Basic to '6.144 Gbps'.         •       Updated the grit configuration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28       •         •       Updated the GPIO counts for the MBGA packages.         •       Updated the writical migration table for vertical migration of the U484 packages.         •       Updated the WHGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT.         •<			<ul> <li>Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.</li> </ul>
Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of S Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD devices.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated diformation on maximum transceiver controller.Removed DDR3U support.Updated diformation on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the pate.Updated the Pate Pate Pate Pate Pate Pate Pate Pat			
SE A4 and A6, SX C4 and C6, ST D6 devices.         Removed 'Counter reconfiguration' from the PLL Features.         Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the D2R states (Gbps) in Table 23 for 5 Gbps to '6 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the D2R states (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the tota Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the 20 ond transceiver counts for the MBGA packages.         Updated the GPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages.         Updated the QPIO counts for the MBGA packages of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V E GX, and GT. <td< td=""><td></td><td></td><td></td></td<>			
•Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.•Removed 'Distributed Memory' symbol.•Updated the Capability in Table 22 of Rackplane support to '6.144 Gbps'.•Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.•Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.•Updated the pin counts for the MBGA packages.•Updated the GPIO counts for the MBGA packages.•Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.•Updated the WHAB supported programmable widths at 32 bits depth.November 20122012.11.192012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E A9, GX C9, and GT D9 devices.•Updated the vertical migration table for vertical migration of the U484 packages.•Updated the wertical migration table for vertical migration of the U484 packages.•Updated the wertical migration table for Vertical migration of the U484 packages.•Updated the vertical migration table for Cyclone V E G7 GX, and GT.••Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.•••••Updated the vertical migration table to add MBGA packages.••••••••• <td></td> <td></td> <td></td>			
6.144 Gbps.         Removed 'Distributed Memory' symbol.         Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.         Updated the CApability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the VBBA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GTD         Vpdated the Vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the Vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Updated the Vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table to add MBGA packages.         Vpdated the OPRO vertical migration table t			-
•Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'. • • Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. • • Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. 			
Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.December 20122012.12.28Updated the GPIO counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX CS, and GT D9 devices.Updated the wrtical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added ordering code for five-transceiver devices for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added the 1, Table 3, Table 16, Table 3, Table 6, Table 7, Table 8, Table 9, Table 8, Table 9, Table 8			Removed 'Distributed Memory' symbol.
6.144 Gbps.         Updated the PCS Support in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of 2 GPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.         Updated the wertical migration table for vertical migration of the U484 packages.         Updated the WLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Updated the vertical migration table to add MBGA packages.         Added performance information.			
• Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         • Updated the partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         • Updated the GPIO contrs for the MBGA packages.         • Updated the GPIO contrs for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         • Updated the vertical migration table for vertical migration of the U484 packages.         • Updated the MLAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.         • Updated Cyclone V ST speed grade information.         • Added order on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         • Updated template.         July 2012       2.1         Added once on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         • Updated templ			
'6.144 Gbps'.         Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.         Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28         Updated the GPIO and transceiver counts for the MBGA packages.         Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the WIAB supported programmable widths at 32 bits depth.         November 2012       2012.11.19         Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.         Updated Cyclone V ST speed grade information.         Added performance information for HPS memory controller.         Removed DDR3U support.         Updated template.         July 2012       2.1         Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added table 1, Table 3, Table 16, Table 19, and Table 20.         Updated template.			
• Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature.         December 2012       2012.12.28       • Updated the pin counts for the MBGA packages.         • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.       • Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       • Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         November 2012       2012.11.19       • Added ordering code for five-transceiver devices for Cyclone V GT and ST.         • Updated the vertical migration table to add MBGA packages.       • Updated the vertical migration table to add MBGA packages.         • Added ordering code for five-transceiver devices for Cyclone V GT and ST.       • Updated the vertical migration table to add MBGA packages.         • Added information for HPS memory controller.       • Removed DDR3U support.       • Updated Cyclone V ST speed grade information.         • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.       • Updated template.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 9, Table 9, Table 9, Table 9, Tab			'6.144 Gbps'.
for support of the feature.         December 2012       2012.12.28       Updated the pin counts for the MBGA packages.         Updated the GPIO and transceiver counts for the MBGA packages.       Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.         Updated the vertical migration table for vertical migration of the U484 packages.       Updated the vertical migration table for vertical migration of the U484 packages.         November 2012       2012.11.19       Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.         Added ordering code for five-transceiver devices for Cyclone V GT and ST.       Updated the vertical migration table to add MBGA packages.         Added ordering code for five-transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.       Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         July 2012       2.1       Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       2.0       Restructured the document.       Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         June 2012       1       Added the "Embedde			
• Updated the GPIO and transceiver counts for the MBGA packages. • Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. • Updated the vertical migration table for vertical migration of the U484 packages. • Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19• Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT. • Added ordering code for five-transceiver devices for Cyclone V GT and ST. • Updated the vertical migration table to add MBGA packages. • Added performance information for HPS memory controller. • Removed DDR3U support. • Updated Cyclone V ST speed grade information. • Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. • Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. • Updated template.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0• Restructured the document. • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. 			
Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the WLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table	December 2012	2012.12.28	Updated the pin counts for the MBGA packages.
C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
packages.Updated the MLAB supported programmable widths at 32 bits depth.November 20122012.11.19Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Copacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			C9, and GT D9 devices.
November 2012       2012.11.19 <ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E GX, and GT.</li> <li>Added ordering code for five-transceiver devices for Cyclone V GT and ST.</li> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>Added support for PCI Gen2 x4 lane configuration (PCIe-compatible)</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.July 20122.1Added support for PCIE Gen2 x4 lane configuration (PCIe-compatible)June 20122.0Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			Updated the MLAB supported programmable widths at 32 bits depth.
<ul> <li>Updated the vertical migration table to add MBGA packages.</li> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	November 2012	2012.11.19	<ul> <li>Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.</li> </ul>
<ul> <li>Added performance information for HPS memory controller.</li> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			• Added ordering code for five-transceiver devices for Cyclone V GT and ST.
<ul> <li>Removed DDR3U support.</li> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Updated the vertical migration table to add MBGA packages.</li> </ul>
<ul> <li>Updated Cyclone V ST speed grade information.</li> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			<ul> <li>Added performance information for HPS memory controller.</li> </ul>
<ul> <li>Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.</li> <li>Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.</li> <li>Updated template.</li> <li>July 2012</li> <li>2.1</li> <li>Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)</li> <li>June 2012</li> <li>2.0</li> <li>Restructured the document.</li> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.         Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
User I/O numbers shown in the Quartus II software.         Updated template.         July 2012       2.1         Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       0         Restructured the document.         Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.         Added Table 1, Table 3, Table 16, Table 19, and Table 20.         Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.
July 2012       2.1       Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)         June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			
June 2012       2.0       • Restructured the document.         • Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.       • Added Table 1, Table 3, Table 16, Table 19, and Table 20.         • Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			•
<ul> <li>Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	July 2012	2.1	Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible)
<ul> <li>Configurations" sections.</li> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>	June 2012	2.0	
<ul> <li>Added Table 1, Table 3, Table 16, Table 19, and Table 20.</li> <li>Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table</li> </ul>			
Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table			