



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ |
| Flash Size | - |
| RAM Size | 64KB |
| Peripherals | DMA, POR, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 800MHz |
| Primary Attributes | FPGA - 40K Logic Elements |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-FBGA |
| Supplier Device Package | 484-UBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5cseba4u19i7 |



Contents

| | |
|--|----------|
| Cyclone V Device Overview..... | 3 |
| Key Advantages of Cyclone V Devices..... | 3 |
| Summary of Cyclone V Features..... | 4 |
| Cyclone V Device Variants and Packages..... | 5 |
| Cyclone V E..... | 5 |
| Cyclone V GX..... | 7 |
| Cyclone V GT..... | 9 |
| Cyclone V SE..... | 12 |
| Cyclone V SX..... | 14 |
| Cyclone V ST..... | 15 |
| I/O Vertical Migration for Cyclone V Devices..... | 18 |
| Adaptive Logic Module..... | 18 |
| Variable-Precision DSP Block..... | 19 |
| Embedded Memory Blocks..... | 21 |
| Types of Embedded Memory..... | 21 |
| Embedded Memory Capacity in Cyclone V Devices..... | 21 |
| Embedded Memory Configurations..... | 22 |
| Clock Networks and PLL Clock Sources..... | 22 |
| FPGA General Purpose I/O..... | 23 |
| PCIe Gen1 and Gen2 Hard IP..... | 24 |
| External Memory Interface..... | 24 |
| Hard and Soft Memory Controllers..... | 24 |
| External Memory Performance..... | 25 |
| HPS External Memory Performance..... | 25 |
| Low-Power Serial Transceivers..... | 25 |
| Transceiver Channels..... | 25 |
| PMA Features..... | 26 |
| PCS Features..... | 27 |
| SoC with HPS..... | 28 |
| HPS Features..... | 28 |
| FPGA Configuration and Processor Booting..... | 30 |
| Hardware and Software Development..... | 31 |
| Dynamic and Partial Reconfiguration..... | 31 |
| Dynamic Reconfiguration..... | 31 |
| Partial Reconfiguration..... | 31 |
| Enhanced Configuration and Configuration via Protocol..... | 32 |
| Power Management..... | 33 |
| Document Revision History for Cyclone V Device Overview..... | 33 |



Cyclone V Device Overview

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

[Cyclone V Device Handbook: Known Issues](#)

Lists the planned updates to the Cyclone V Device Handbook chapters.

Key Advantages of Cyclone V Devices

Table 1. Key Advantages of the Cyclone V Device Family

| Advantage | Supporting Feature |
|---|--|
| Lower power consumption | <ul style="list-style-type: none"> Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks Up to 40% lower power consumption than the previous generation device |
| Improved logic integration and differentiation capabilities | <ul style="list-style-type: none"> 8-input adaptive logic module (ALM) Up to 13.59 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks |
| Increased bandwidth capacity | <ul style="list-style-type: none"> 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers Hard memory controllers |
| Hard processor system (HPS) with integrated Arm* Cortex*-A9 MPCore* processor | <ul style="list-style-type: none"> Tight integration of a dual-core Arm Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric |
| Lowest system cost | <ul style="list-style-type: none"> Requires only two core voltages to operate Available in low-cost wirebond packaging Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration |

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

**ISO
9001:2008
Registered**



| Feature | Description |
|---------------|---|
| | <ul style="list-style-type: none"> HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller Arm CoreSight™ JTAG debug access port, trace port, and on-chip trace storage |
| Configuration | <ul style="list-style-type: none"> Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾ |

Cyclone V Device Variants and Packages

Table 3. Device Variants for the Cyclone V Device Family

| Variant | Description |
|--------------|--|
| Cyclone V E | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications |
| Cyclone V SE | SoC with integrated Arm-based HPS |
| Cyclone V SX | SoC with integrated Arm-based HPS and 3.125 Gbps transceivers |
| Cyclone V ST | SoC with integrated Arm-based HPS and 6.144 Gbps transceivers |

Cyclone V E

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

-
- ⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.
- ⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel® sales representatives.



Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 5. Package Plan for Cyclone V E Devices

| Member Code | M383 (13 mm) | M484 (15 mm) | U324 (15 mm) | F256 (17 mm) | U484 (19 mm) | F484 (23 mm) | F672 (27 mm) | F896 (31 mm) |
|-------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO | GPIO |
| A2 | 223 | — | 176 | 128 | 224 | 224 | — | — |
| A4 | 223 | — | 176 | 128 | 224 | 224 | — | — |
| A5 | 175 | — | — | — | 224 | 240 | — | — |
| A7 | — | 240 | — | — | 240 | 240 | 336 | 480 |
| A9 | — | — | — | — | 240 | 224 | 336 | 480 |

Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

[Product Selector Guide](#)

Provides the latest information about Intel products.



Available Options

Figure 2. Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.



Maximum Resources

Table 6. Maximum Resource Counts for Cyclone V GX Devices

| Resource | | Member Code | | | | |
|------------------------------|------|-------------|--------|---------|---------|---------|
| | | C3 | C4 | C5 | C7 | C9 |
| Logic Elements (LE) (K) | | 36 | 50 | 77 | 150 | 301 |
| ALM | | 13,460 | 18,860 | 29,080 | 56,480 | 113,560 |
| Register | | 53,840 | 75,440 | 116,320 | 225,920 | 454,240 |
| Memory (Kb) | M10K | 1,350 | 2,500 | 4,460 | 6,860 | 12,200 |
| | MLAB | 182 | 424 | 424 | 836 | 1,717 |
| Variable-precision DSP Block | | 57 | 70 | 150 | 156 | 342 |
| 18 x 18 Multiplier | | 114 | 140 | 300 | 312 | 684 |
| PLL | | 4 | 6 | 6 | 7 | 8 |
| 3 Gbps Transceiver | | 3 | 6 | 6 | 9 | 12 |
| GPIO ⁽⁴⁾ | | 208 | 336 | 336 | 480 | 560 |
| continued... | | | | | | |

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus® Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | | | | |
|------------------------|-------------|-------------|----|----|-----|-----|
| | | C3 | C4 | C5 | C7 | C9 |
| LVDS | Transmitter | 52 | 84 | 84 | 120 | 140 |
| | Receiver | 52 | 84 | 84 | 120 | 140 |
| PCIe Hard IP Block | | 1 | 2 | 2 | 2 | 2 |
| Hard Memory Controller | | 1 | 2 | 2 | 2 | 2 |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 7. Package Plan for Cyclone V GX Devices

| Member Code | M301 (11 mm) | | M383 (13 mm) | | M484 (15 mm) | | U324 (15 mm) | | U484 (19 mm) | |
|-------------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | — | — | — | — | — | — | 144 | 3 | 208 | 3 |
| C4 | 129 | 4 | 175 | 6 | — | — | — | — | 224 | 6 |
| C5 | 129 | 4 | 175 | 6 | — | — | — | — | 224 | 6 |
| C7 | — | — | — | — | 240 | 3 | — | — | 240 | 6 |
| C9 | — | — | — | — | — | — | — | — | 240 | 5 |

| Member Code | F484 (23 mm) | | F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | |
|-------------|-----------------|------|-----------------|------|-----------------|------|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | 208 | 3 | — | — | — | — | — | — |
| C4 | 240 | 6 | 336 | 6 | — | — | — | — |
| C5 | 240 | 6 | 336 | 6 | — | — | — | — |
| C7 | 240 | 6 | 336 | 9 | 480 | 9 | — | — |
| C9 | 224 | 6 | 336 | 9 | 480 | 12 | 560 | 12 |

Cyclone V GT


This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

[Product Selector Guide](#)

Provides the latest information about Intel products.



| Resource | | Member Code | | |
|------------------------|----------|-------------|-----|-----|
| | | D5 | D7 | D9 |
| | Receiver | 84 | 120 | 140 |
| PCIe Hard IP Block | | 2 | 2 | 2 |
| Hard Memory Controller | | 2 | 2 | 2 |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 9. Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

| Member Code | M301 (11 mm) | | M383 (13 mm) | | M484 (15 mm) | | U484 (19 mm) | |
|-------------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 129 | 4 | 175 | 6 | — | — | 224 | 6 |
| D7 | — | — | — | — | 240 | 3 | 240 | 6 |
| D9 | — | — | — | — | — | — | 240 | 5 |

| Member Code | F484 (23 mm) | | F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | |
|-------------|-----------------|------|-----------------|------------------|-----------------|-------------------|------------------|-------------------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D5 | 240 | 6 | 336 | 6 | — | — | — | — |
| D7 | 240 | 6 | 336 | 9 ⁽⁶⁾ | 480 | 9 ⁽⁶⁾ | — | — |
| D9 | 224 | 6 | 336 | 9 ⁽⁶⁾ | 480 | 12 ⁽⁷⁾ | 560 | 12 ⁽⁷⁾ |

Related Information

[6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers](#)

Provides more information about 6 Gbps transceiver channel count.

-
- ⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.
- ⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



Cyclone V SE

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide


Provides the latest information about Intel products.

Available Options

Figure 4. Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.





Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



Maximum Resources

Table 12. Maximum Resource Counts for Cyclone V SX Devices

| Resource | | Member Code | | | |
|------------------------------|------|-------------|--------|---------|---------|
| | | C2 | C4 | C5 | C6 |
| Logic Elements (LE) (K) | | 25 | 40 | 85 | 110 |
| ALM | | 9,430 | 15,880 | 32,070 | 41,910 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory (Kb) | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| | MLAB | 138 | 231 | 480 | 621 |
| Variable-precision DSP Block | | 36 | 84 | 87 | 112 |
| 18 x 18 Multiplier | | 72 | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |
| continued... | | | | | |



| Resource | | Member Code | | | |
|--------------------------------|-------------|-------------|-----------|------------------|------------------|
| | | C2 | C4 | C5 | C6 |
| HPS PLL | | 3 | 3 | 3 | 3 |
| 3 Gbps Transceiver | | 6 | 6 | 9 | 9 |
| FPGA GPIO ⁽⁸⁾ | | 145 | 145 | 288 | 288 |
| HPS I/O | | 181 | 181 | 181 | 181 |
| LVDS | Transmitter | 32 | 32 | 72 | 72 |
| | Receiver | 37 | 37 | 72 | 72 |
| PCIe Hard IP Block | | 2 | 2 | 2 ⁽⁹⁾ | 2 ⁽⁹⁾ |
| FPGA Hard Memory Controller | | 1 | 1 | 1 | 1 |
| HPS Hard Memory Controller | | 1 | 1 | 1 | 1 |
| Arm Cortex-A9 MPCore Processor | | Dual-core | Dual-core | Dual-core | Dual-core |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 13. Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U672 (23 mm) | | | F896 (31 mm) | | |
|-------------|-----------------|---------|------|-----------------|---------|------|
| | FPGA GPIO | HPS I/O | XCVR | FPGA GPIO | HPS I/O | XCVR |
| C2 | 145 | 181 | 6 | — | — | — |
| C4 | 145 | 181 | 6 | — | — | — |
| C5 | 145 | 181 | 6 | 288 | 181 | 9 |
| C6 | 145 | 181 | 6 | 288 | 181 | 9 |

Cyclone V ST

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

⁽⁸⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

⁽⁹⁾ 1 PCIe Hard IP Block in U672 package.




Related Information

Product Selector Guide

Provides the latest information about Intel products.

Available Options

Figure 6. Sample Ordering Code and Available Options for Cyclone V ST Devices



Maximum Resources

Table 14. Maximum Resource Counts for Cyclone V ST Devices

| Resource | | Member Code | |
|------------------------------|-------------|-------------|---------|
| | | D5 | D6 |
| Logic Elements (LE) (K) | | 85 | 110 |
| ALM | | 32,070 | 41,910 |
| Register | | 128,300 | 166,036 |
| Memory (Kb) | M10K | 3,970 | 5,570 |
| | MLAB | 480 | 621 |
| Variable-precision DSP Block | | 87 | 112 |
| 18 x 18 Multiplier | | 174 | 224 |
| FPGA PLL | | 6 | 6 |
| HPS PLL | | 3 | 3 |
| 6.144 Gbps Transceiver | | 9 | 9 |
| FPGA GPIO ⁽¹⁰⁾ | | 288 | 288 |
| HPS I/O | | 181 | 181 |
| LVDS | Transmitter | 72 | 72 |
| continued... | | | |

⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.



| Resource | | Member Code | |
|--------------------------------|----------|-------------|-----------|
| | | D5 | D6 |
| | Receiver | 72 | 72 |
| PCIe Hard IP Block | | 2 | 2 |
| FPGA Hard Memory Controller | | 1 | 1 |
| HPS Hard Memory Controller | | 1 | 1 |
| Arm Cortex-A9 MPCore Processor | | Dual-core | Dual-core |

Related Information

[True LVDS Buffers in Devices, I/O Features in Cyclone V Devices](#)

Provides the number of LVDS channels in each device package.

Package Plan

Table 15. Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤ 5 Gbps. 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the *Cyclone V Device Handbook Volume 2: Transceivers*.

| Member Code | F896 (31 mm) | | |
|-------------|-----------------|---------|-------------------|
| | FPGA GPIO | HPS I/O | XCVR |
| D5 | 288 | 181 | 9 ⁽¹¹⁾ |
| D6 | 288 | 181 | 9 ⁽¹¹⁾ |

Related Information

[6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers](#)

Provides more information about 6 Gbps transceiver channel count.

⁽¹¹⁾ If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



| Variant | Member Code | M10K | | MLAB | | Total RAM Bit (Kb) |
|--------------|-------------|-------|--------------|-------|--------------|--------------------|
| | | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | |
| Cyclone V GT | D5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | D7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | D9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| Cyclone V SE | A2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | A4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | A5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | A6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V SX | C2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | C4 | 270 | 2,700 | 370 | 231 | 2,460 |
| | C5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | C6 | 553 | 5,530 | 994 | 621 | 6,151 |
| Cyclone V ST | D5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | D6 | 553 | 5,530 | 994 | 621 | 6,151 |

Embedded Memory Configurations

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB | 32 | x16, x18, or x20 |
| M10K | 256 | x40 or x32 |
| | 512 | x20 or x16 |
| | 1K | x10 or x8 |
| | 2K | x5 or x4 |
| | 4K | x2 |
| | 8K | x1 |

Clock Networks and PLL Clock Sources

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Intel's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note: To reduce power consumption, the Intel Quartus Prime software identifies all unused sections of the clock network and powers them down.


PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9. PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

External Memory Interface

This section provides an overview of the external memory interface in Cyclone V devices.

Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.



| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|---------------------------------|-------------------|---|---|
| Serial ATA Gen1 and Gen2 | 1.5 and 3.0 | <ul style="list-style-type: none">Custom PHY IP core with preset featureElectrical idle | <ul style="list-style-type: none">Custom PHY IP core with preset featureSignal detectWider spread of asynchronous SSC |
| CPRI 4.1 ⁽¹⁶⁾ | 0.6144 to 6.144 | <ul style="list-style-type: none">Dedicated deterministic latency PHY IP coreTransmitter (TX) manual bit-slip mode | <ul style="list-style-type: none">Dedicated deterministic latency PHY IP coreReceiver (RX) deterministic latency state machine |
| OBSAI RP3 | 0.768 to 3.072 | | |
| V-by-One HS | Up to 3.75 | Custom PHY IP core | <ul style="list-style-type: none">Custom PHY IP coreWider spread of asynchronous SSC |
| DisplayPort 1.2 ⁽¹⁷⁾ | 1.62 and 2.7 | | |

SoC with HPS

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

HPS Features

The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

⁽¹⁶⁾ High-voltage output mode (1000-BASE-CX) is not supported.

⁽¹⁷⁾ Pending characterization.

Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Document Revision History for Cyclone V Device Overview

| Document Version | Changes |
|------------------|---|
| 2018.05.07 | <ul style="list-style-type: none"> • Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the <i>Sample Ordering Code and Available Options</i> diagrams. • Rebranded as Intel. |

| Date | Version | Changes |
|---------------|------------|--|
| December 2017 | 2017.12.18 | <ul style="list-style-type: none"> • Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices. |
| June 2016 | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram. |
| December 2015 | 2015.12.21 | <ul style="list-style-type: none"> • Added descriptions to package plan tables for Cyclone V GT and ST devices. • Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |
| June 2015 | 2015.06.12 | <ul style="list-style-type: none"> • Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. • Updated logic elements (LE) (K) for the following devices: <ul style="list-style-type: none"> — Cyclone V E A7: Updated from 149.5 to 150 — Cyclone V GX C3: Updated from 35.5 to 36 — Cyclone V GX C7: Updated from 149.7 to 150 — Cyclone V GT D7: Updated from 149.5 to 150 • Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows: <ul style="list-style-type: none"> — Cyclone V GX C3: Updated from 291 to 182 — Cyclone V GX C4: Updated from 678 to 424 — Cyclone V GX C5: Updated from 678 to 424 — Cyclone V GX C7: Updated from 1,338 to 836 — Cyclone V GX C9: Updated from 2,748 to 1,717 |

continued...



| Date | Version | Changes |
|---------------------|------------|--|
| | | <ul style="list-style-type: none"> Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: <ul style="list-style-type: none"> Cyclone V GX C3: Updated from 181 to 182 Cyclone V GX C4: Updated from 295 to 424 Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: <ul style="list-style-type: none"> Cyclone V GX C3: Updated from 1,531 to 1,532 Cyclone V GX C4: Updated from 2,795 to 2,924 Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: <ul style="list-style-type: none"> Cyclone V GX C4: Updated from 472 to 678 Cyclone V GX C5: Updated from 679 to 678 |
| March 2015 | 2015.03.31 | <ul style="list-style-type: none"> Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table. Added optional suffix "SC: Internal scrubbing support" to the following diagrams: <ul style="list-style-type: none"> Sample Ordering Code and Available Options for Cyclone V E Devices Sample Ordering Code and Available Options for Cyclone V GX Devices Sample Ordering Code and Available Options for Cyclone V SE Devices Sample Ordering Code and Available Options for Cyclone V SX Devices |
| January 2015 | 2015.01.23 | <ul style="list-style-type: none"> Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade. <ul style="list-style-type: none"> Operating Temperature: Removed C and A temperature grades FPGA Fabric Speed Grade: Removed -6 and -8 speed grades Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps: <ul style="list-style-type: none"> Device Variants for the Cyclone V Device Family table Sample Ordering Code and Available Options for Cyclone V ST Devices figure Maximum Resource Counts for Cyclone V ST Devices Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices. <ul style="list-style-type: none"> Logic elements (LE) (K): Updated from 35.7 to 35.5 Variable-precision DSP block: Updated from 51 to 57 18 x 18 multiplier: Updated from 102 to 114 Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices. <ul style="list-style-type: none"> Variableprecision DSP Block: Updated from 51 to 57 9 x 9 Multiplier: Updated from 153 to 171 18 x 18 Multiplier: Updated from 102 to 114 27 x 27 Multiplier: Updated from 51 to 57 18 x 18 Multiplier Adder Mode: Updated from 51 to 57 18 x 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57 Updated Embedded Memory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices. <ul style="list-style-type: none"> M10K block: Updated from 119 to 135 M10K RAM bit (Kb): Updated from 1,190 to 1,350 MLAB block: Updated from 255 to 291 MLAB RAM bit (Kb): Updated from 159 to 181 Total RAM bit (Kb): Updated from 1,349 to 1,531 |
| October 2014 | 2014.10.06 | Added a footnote to the "Transceiver PCS Features for Cyclone V Devices" table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices. |
| continued... | | |



| Date | Version | Changes |
|---------------|------------|---|
| July 2014 | 2014.07.07 | Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices. |
| December 2013 | 2013.12.26 | <ul style="list-style-type: none"> Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz. Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables. Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE. Added link to Altera Product Selector for each device variant. Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers. Added leaded package options. Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table. Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60. Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120. Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84. Corrected 18 x 18 multiplier for Cyclone V SE devices from 116 to 168. Corrected 9 x 9 multiplier for Cyclone V SE devices from 174 to 252. Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. Corrected LVDS receiver for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37. Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5. Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V. Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance. Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V. Added decompression support for the CvP configuration mode. |
| May 2013 | 2013.05.06 | <ul style="list-style-type: none"> Added link to the known document issues in the Knowledge Base. Moved all links to the Related Information section of respective topics for easy reference. Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2. Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'. Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3. Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'. Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values. Updated the package plan with M383 for the Cyclone V E device. Removed the M301 and M383 packages from the Cyclone V GX C4 device. Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device. Updated 5 Gbps to '6.144 Gbps' for Cyclone V GT device. |

continued...



| Date | Version | Changes |
|---------------|------------|--|
| | | <ul style="list-style-type: none">Updated HPS I/O for U484 (19 mm) in Table 11 with '151' for A2, A4, A5 and A6.Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.Updated FPGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices.Removed '36 x 36' from the Variable-Precision DSP Block.Updated Variable-precision DSP Blocks and 18 x 18 Multiplier for Maximum Resource Counts for Cyclone V SX C4 device.Updated the HPS I/O counts for Cyclone V SE, SX, and ST devices.Updated Figure 7 which shows the I/O vertical migration table.Updated Table 17 for Cyclone V SX C4 device.Updated Embedded Memory Capacity and Distribution table for Cyclone V SE A4 and A6, SX C4 and C6, ST D6 devices.Removed 'Counter reconfiguration' from the PLL Features.Updated Low-Power Serial Transceivers by replacing 5 Gbps with 6.144 Gbps.Removed 'Distributed Memory' symbol.Updated the Capability in Table 22 of Backplane support to '6.144 Gbps'.Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps.Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'.Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'.Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'.Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature. |
| December 2012 | 2012.12.28 | <ul style="list-style-type: none">Updated the pin counts for the MBGA packages.Updated the GPIO and transceiver counts for the MBGA packages.Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices.Updated the vertical migration table for vertical migration of the U484 packages.Updated the MLAB supported programmable widths at 32 bits depth. |
| November 2012 | 2012.11.19 | <ul style="list-style-type: none">Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT.Added ordering code for five-transceiver devices for Cyclone V GT and ST.Updated the vertical migration table to add MBGA packages.Added performance information for HPS memory controller.Removed DDR3U support.Updated Cyclone V ST speed grade information.Added information on maximum transceiver channel usage restrictions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance.Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software.Updated template. |
| July 2012 | 2.1 | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) |
| June 2012 | 2.0 | <ul style="list-style-type: none">Restructured the document.Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections.Added Table 1, Table 3, Table 16, Table 19, and Table 20.Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. |
| continued... | | |