

Welcome to **E-XFL.COM** 

**Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)?** 

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

| Details                 |  |
|-------------------------|--|
| Product Status          | Active   |
| Architecture            | MCU, FPGA  |
| Core Processor          | Single ARM® Cortex®-A9 MPCore™ with CoreSight™                                     |
| Flash Size              | -  |
| RAM Size                | 64KB   |
| Peripherals             | DMA, POR, WDT  |
| Connectivity            | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed                   | 600MHz   |
| Primary Attributes      | FPGA - 40K Logic Elements  |
| Operating Temperature   | 0°C ~ 85°C (TJ)  |
| Package / Case          | 672-FBGA   |
| Supplier Device Package | 672-UBGA (23x23)   |
| Purchase URL            | https://www.e-xfl.com/product-detail/intel/5cseba4u23c8sn                          |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

| Cyclone | V Device Overview                                      | . 3 |
|---------|--|-----|
| Ke      | ey Advantages of Cyclone V Devices                     | . 3 |
| Su      | ummary of Cyclone V Features                           | .4  |
|         | vclone V Device Variants and Packages                  |     |
| •       | Cyclone V E  |     |
|         | Cyclone V GX   | . 7 |
|         | Cyclone V GT   |     |
|         | Cyclone V SE   |     |
|         | Cyclone V SX   |     |
|         | Cyclone V ST   |     |
| I/0     | O Vertical Migration for Cyclone V Devices             |     |
| -       | daptive Logic Module                                   |     |
|         | riable-Precision DSP Block                             |     |
| En      | nbedded Memory Blocks                                  | 21  |
|         | Types of Embedded Memory                               |     |
|         | Embedded Memory Capacity in Cyclone V Devices          |     |
|         | Embedded Memory Configurations                         | 22  |
| Cle     | ock Networks and PLL Clock Sources                     | 22  |
| FP      | PGA General Purpose I/O                                | 23  |
| PC      | CIe Gen1 and Gen2 Hard IP                              | 24  |
| Ex      | ternal Memory Interface                                | 24  |
|         | Hard and Soft Memory Controllers                       |     |
|         | External Memory Performance                            |     |
|         | HPS External Memory Performance                        |     |
| Lo      | w-Power Serial Transceivers                            |     |
|         | Transceiver Channels                                   |     |
|         | PMA Features   |     |
|         | PCS Features   |     |
| Sc      | oC with HPS  |     |
|         | HPS Features   |     |
|         | FPGA Configuration and Processor Booting               |     |
|         | Hardware and Software Development                      |     |
| Dy      | namic and Partial Reconfiguration                      |     |
|         | Dynamic Reconfiguration                                |     |
|         | Partial Reconfiguration                                |     |
|         | hanced Configuration and Configuration via Protocol    |     |
|         | wer Management   |     |
| Do      | ocument Revision History for Cyclone V Device Overview | 33  |



# **Summary of Cyclone V Features**

Table 2. **Summary of Features for Cyclone V Devices** 

| Feature   |   | Description   |  |  |  |  |  |  |
|---|---|---|--|--|--|--|--|--|
| Technology  | <ul><li>TSMC's 28-nm low-p</li><li>1.1 V core voltage</li></ul>   | TSMC's 28-nm low-power (28LP) process technology  1.1 V core voltage  |  |  |  |  |  |  |
| Packaging   | Wirebond low-haloge     Multiple device densi<br>different device dens     RoHS-compliant and   | ities with compatible package footprints for seamless migration between sities  |  |  |  |  |  |  |
| High-performance<br>FPGA fabric                   | Enhanced 8-input ALM v  | vith four registers   |  |  |  |  |  |  |
| Internal memory<br>blocks                         | ,   | (b) memory blocks with soft error correction code (ECC) block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% memory  |  |  |  |  |  |  |
| Embedded Hard IP<br>blocks                        | Variable-precision DSP  | <ul> <li>Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block</li> <li>64-bit accumulator and cascade</li> <li>Embedded internal coefficient memory</li> <li>Preadder/subtractor for improved efficiency</li> </ul>   |  |  |  |  |  |  |
|   | Memory controller   | DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support   |  |  |  |  |  |  |
|   | Embedded transceiver I/O  | PCI Express* (PCIe*) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port  |  |  |  |  |  |  |
| Clock networks                                    | , , ,   | ll clock network<br>d peripheral clock networks<br>are not used can be powered down to reduce dynamic power   |  |  |  |  |  |  |
| Phase-locked loops<br>(PLLs)                      | Precision clock synth     Integer mode and fra  | esis, clock delay compensation, and zero delay buffering (ZDB) actional mode  |  |  |  |  |  |  |
| FPGA General-purpose I/Os (GPIOs)                 | 400 MHz/800 Mbps 6     On-chip termination  | cond (Mbps) LVDS receiver and 840 Mbps LVDS transmitter external memory interface (OCT) p to 16 mA drive strength   |  |  |  |  |  |  |
| Low-power high-speed serial interface             | Transmit pre-emphase  | Sbps integrated transceiver speed sis and receiver equalization infiguration of individual channels   |  |  |  |  |  |  |
| HPS<br>(Cyclone V SE, SX,<br>and ST devices only) | support for symmetr  Interface peripherals On-The-GO (OTG) co flash controller, Secunetwork (CAN), seria interfaces System peripherals— | Arm Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with ic and asymmetric multiprocessing in 10/100/1000 Ethernet media access control (EMAC), USB 2.0 ontroller, quad serial peripheral interface (QSPI) flash controller, NAND ire Digital/MultiMediaCard (SD/MMC) controller, UART, controller area all peripheral interface (SPI), I <sup>2</sup> C interface, and up to 85 HPS GPIO regeneral-purpose timers, watchdog timers, direct memory access (DMA) figuration manager, and clock and reset managers |  |  |  |  |  |  |
|   | On-chip RAM and bo  |   |  |  |  |  |  |  |
|   |   | continued   |  |  |  |  |  |  |

<sup>(1)</sup> Contact Intel for availability.



| Feature       | Description   |
|---------------|---|
|               | <ul> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa</li> <li>FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller</li> <li>Arm CoreSight™ JTAG debug access port, trace port, and on-chip trace storage</li> </ul>                    |
| Configuration | <ul> <li>Tamper protection—comprehensive design protection to protect your valuable IP investments</li> <li>Enhanced advanced encryption standard (AES) design security features</li> <li>CvP</li> <li>Dynamic reconfiguration of the FPGA</li> <li>Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options</li> <li>Internal scrubbing (2)</li> <li>Partial reconfiguration (3)</li> </ul> |

# **Cyclone V Device Variants and Packages**

Table 3. Device Variants for the Cyclone V Device Family

| Variant      | Description  |
|--------------|--|
| Cyclone V E  | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications              |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications                 |
| Cyclone V SE | SoC with integrated Arm-based HPS  |
| Cyclone V SX | SoC with integrated Arm-based HPS and 3.125 Gbps transceivers  |
| Cyclone V ST | SoC with integrated Arm-based HPS and 6.144 Gbps transceivers  |

# **Cyclone V E**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Product Selector Guide.

#### **Related Information**

Product Selector Guide

Provides the latest information about Intel products.

<sup>(2)</sup> The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

<sup>(3)</sup> The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel® sales representatives.



#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices
Provides the number of LVDS channels in each device package.

## **Package Plan**

**Table 5.** Package Plan for Cyclone V E Devices

| Member<br>Code | M383<br>(13 mm) | M484<br>(15 mm) | U324<br>(15 mm) | F256<br>(17 mm) | U484<br>(19 mm) | F484<br>(23 mm) | F672<br>(27 mm) | F896<br>(31 mm) |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
|                | GPIO            |
| A2             | 223             | _               | 176             | 128             | 224             | 224             | _               | _               |
| A4             | 223             | _               | 176             | 128             | 224             | 224             | _               | _               |
| A5             | 175             | _               | _               | _               | 224             | 240             | _               | _               |
| A7             | _               | 240             | _               | _               | 240             | 240             | 336             | 480             |
| A9             | _               | _               | _               | _               | 240             | 224             | 336             | 480             |

# **Cyclone V GX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

## **Related Information**

**Product Selector Guide** 

Provides the latest information about Intel products.



| Resource               |             | Member Code |    |           |     |           |  |  |  |
|------------------------|-------------|-------------|----|-----------|-----|-----------|--|--|--|
|                        |             | С3          | C4 | <b>C5</b> | С7  | <b>C9</b> |  |  |  |
| LVDS                   | Transmitter | 52          | 84 | 84        | 120 | 140       |  |  |  |
|                        | Receiver    | 52          | 84 | 84        | 120 | 140       |  |  |  |
| PCIe Hard IP Block     |             | 1           | 2  | 2         | 2   | 2         |  |  |  |
| Hard Memory Controller |             | 1           | 2  | 2         | 2   | 2         |  |  |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

# **Package Plan**

**Table 7.** Package Plan for Cyclone V GX Devices

| Member<br>Code | M301<br>(11 mm) |      | M383<br>(13 mm) |      | M484<br>(15 mm) |      | U324<br>(15 mm) |      | U484<br>(19 mm) |      |
|----------------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|-----------------|------|
|                | GPIO            | XCVR |
| C3             | _               | _    | _               | _    | _               | _    | 144             | 3    | 208             | 3    |
| C4             | 129             | 4    | 175             | 6    | _               | _    | _               | _    | 224             | 6    |
| C5             | 129             | 4    | 175             | 6    | _               | _    | _               | _    | 224             | 6    |
| C7             | _               | _    | _               | _    | 240             | 3    | _               | _    | 240             | 6    |
| С9             | _               | _    | _               | _    | _               | _    | _               | _    | 240             | 5    |

| Member<br>Code | F484<br>(23 mm) |      | F672<br>(27 mm) |      | F896<br>(31 mm) |      | F1152<br>(35 mm) |      |
|----------------|-----------------|------|-----------------|------|-----------------|------|------------------|------|
|                | GPIO            | XCVR | GPIO            | XCVR | GPIO            | XCVR | GPIO             | XCVR |
| C3             | 208             | 3    | _               | _    | _               | _    | _                | _    |
| C4             | 240             | 6    | 336             | 6    | _               | _    | _                | _    |
| C5             | 240             | 6    | 336             | 6    | _               | _    | _                | _    |
| C7             | 240             | 6    | 336             | 9    | 480             | 9    | _                | _    |
| С9             | 224             | 6    | 336             | 9    | 480             | 12   | 560              | 12   |

# **Cyclone V GT**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

Product Selector Guide

Provides the latest information about Intel products.



| Resource               |          | Member Code |     |     |  |  |  |
|------------------------|----------|-------------|-----|-----|--|--|--|
|                        |          | D5 D7       |     | D9  |  |  |  |
|                        | Receiver | 84          | 120 | 140 |  |  |  |
| PCIe Hard IP Block     |          | 2           | 2   | 2   |  |  |  |
| Hard Memory Controller |          | 2           | 2   | 2   |  |  |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

## **Table 9.** Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver  $\leq 5$  Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member<br>Code | M301<br>(11 mm) |      |      |      | M484<br>(15 mm) |      | U484<br>(19 mm) |      |
|----------------|-----------------|------|------|------|-----------------|------|-----------------|------|
|                | GPIO            | XCVR | GPIO | XCVR | GPIO            | XCVR | GPIO            | XCVR |
| D5             | 129             | 4    | 175  | 6    | _               | _    | 224             | 6    |
| D7             | _               | _    | _    | _    | 240             | 3    | 240             | 6    |
| D9             | _               | _    | _    | _    | _               | _    | 240             | 5    |

| Member<br>Code | F484<br>(23 mm) |      |      |       |      | F896<br>(31 mm)   |      | F1152<br>(35 mm)  |  |
|----------------|-----------------|------|------|-------|------|-------------------|------|-------------------|--|
|                | GPIO            | XCVR | GPIO | XCVR  | GPIO | XCVR              | GPIO | XCVR              |  |
| D5             | 240             | 6    | 336  | 6     | _    | -                 | _    | _                 |  |
| D7             | 240             | 6    | 336  | 9 (6) | 480  | 9 (6)             | _    | _                 |  |
| D9             | 224             | 6    | 336  | 9 (6) | 480  | 12 <sup>(7)</sup> | 560  | 12 <sup>(7)</sup> |  |

## **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

<sup>(6)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

<sup>&</sup>lt;sup>(7)</sup> If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



## **Cyclone V SX**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

#### **Related Information**

#### **Product Selector Guide**


Provides the latest information about Intel products.

#### **Available Options**

## Figure 5. Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

Cyclone V SE and SX low-power devices (L power option) offer 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE.



#### **Maximum Resources**

**Table 12.** Maximum Resource Counts for Cyclone V SX Devices

| Reso                 | urce                         | Member Code |        |         |           |  |  |
|----------------------|------------------------------|-------------|--------|---------|-----------|--|--|
|                      |                              | C2          | C4     | C5      | C6        |  |  |
| Logic Elements (LE)  | (K)                          | 25          | 40     | 85      | 110       |  |  |
| ALM                  |                              | 9,430       | 15,880 | 32,070  | 41,910    |  |  |
| Register             |                              | 37,736      | 60,376 | 128,300 | 166,036   |  |  |
| Memory (Kb)          | M10K                         | 1,400       | 2,700  | 3,970   | 5,570     |  |  |
|                      | MLAB                         | 138         | 231    | 480     | 621       |  |  |
| Variable-precision D | Variable-precision DSP Block |             | 84     | 87      | 112       |  |  |
| 18 x 18 Multiplier   |                              | 72          | 168    | 174     | 224       |  |  |
| FPGA PLL             |                              | 5           | 5      | 6       | 6         |  |  |
|                      |                              |             |        |         | continued |  |  |



| Res                         | source                   | Member Code |           |                  |                  |  |  |
|-----------------------------|--------------------------|-------------|-----------|------------------|------------------|--|--|
|                             |                          | C2          | C4        | C5               | C6               |  |  |
| HPS PLL                     |                          | 3           | 3         | 3                | 3                |  |  |
| 3 Gbps Transceive           | r                        | 6           | 6         | 9                | 9                |  |  |
| FPGA GPIO (8)               | FPGA GPIO <sup>(8)</sup> |             | 145       | 288              | 288              |  |  |
| HPS I/O                     |                          | 181         | 181       | 181              | 181              |  |  |
| LVDS                        | Transmitter              | 32          | 32        | 72               | 72               |  |  |
|                             | Receiver                 | 37          | 37        | 72               | 72               |  |  |
| PCIe Hard IP Block          | PCIe Hard IP Block       |             | 2         | 2 <sup>(9)</sup> | 2 <sup>(9)</sup> |  |  |
| FPGA Hard Memory Controller |                          | 1           | 1         | 1                | 1                |  |  |
| HPS Hard Memory Controller  |                          | 1           | 1         | 1                | 1                |  |  |
| Arm Cortex-A9 MF            | Core Processor           | Dual-core   | Dual-core | Dual-core        | Dual-core        |  |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

**Table 13.** Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | U672<br>(23 mm) |         |      | F896<br>(31 mm) |         |      |
|-------------|-----------------|---------|------|-----------------|---------|------|
|             | FPGA GPIO       | HPS I/O | XCVR | FPGA GPIO       | HPS I/O | XCVR |
| C2          | 145             | 181     | 6    | _               | _       | _    |
| C4          | 145             | 181     | 6    | _               | _       | _    |
| C5          | 145             | 181     | 6    | 288             | 181     | 9    |
| C6          | 145             | 181     | 6    | 288             | 181     | 9    |

# **Cyclone V ST**

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the *Product Selector Guide*.

<sup>(8)</sup> The number of GPIOs does not include transceiver I/Os. In the Intel Quartus Prime software, the number of user I/Os includes transceiver I/Os.

<sup>(9) 1</sup> PCIe Hard IP Block in U672 package.



| Reso                        | urce | Member Code |           |  |
|-----------------------------|------|-------------|-----------|--|
|                             |      | D5          | D6        |  |
| Receiver                    |      | 72          | 72        |  |
| PCIe Hard IP Block          |      | 2           | 2         |  |
| FPGA Hard Memory Controller |      | 1           | 1         |  |
| HPS Hard Memory Controller  |      | 1           | 1         |  |
| Arm Cortex-A9 MPCore Proces | sor  | Dual-core   | Dual-core |  |

#### **Related Information**

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

## **Package Plan**

## Table 15. Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | F896<br>(31 mm) |         |        |  |  |
|-------------|-----------------|---------|--------|--|--|
|             | FPGA GPIO       | HPS I/O | XCVR   |  |  |
| D5          | 288             | 181     | 9 (11) |  |  |
| D6          | 288             | 181     | 9 (11) |  |  |

#### **Related Information**

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.


<sup>(11)</sup> If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Intel recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.



# I/O Vertical Migration for Cyclone V Devices

## Figure 7. Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.



You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Intel Quartus Prime software Pin Migration View.

Note:

To verify the pin migration compatibility, use the Pin Migration View window in the Intel Quartus Prime software Pin Planner.

# **Adaptive Logic Module**

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.



Table 16. Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example   | Multiplier Size (Bit)       | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications        | Three 9 x 9                 | 1                  |
| Medium precision fixed point in FIR filters             | Two 18 x 18                 | 1                  |
| FIR filters and general DSP usage                       | Two 18 x 18 with accumulate | 1                  |
| High precision fixed- or floating-point implementations | One 27 x 27 with accumulate | 1                  |

You can configure each DSP block during compilation as independent three 9  $\times$  9, two 18  $\times$  18, or one 27  $\times$  27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

**Table 17.** Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant      | Variant Member Code |           |                     |                       | ent Input and Output<br>lications Operator |            | 18 x 18<br>Multiplier<br>Adder |
|--------------|---------------------|-----------|---------------------|-----------------------|--|------------|--------------------------------|
|              |                     | DSP Block | 9 x 9<br>Multiplier | 18 x 18<br>Multiplier | 27 x 27<br>Multiplier                      | Adder Mode | Summed<br>with 36 bit<br>Input |
| Cyclone V E  | A2                  | 25        | 75                  | 50                    | 25   | 25         | 25                             |
|              | A4                  | 66        | 198                 | 132                   | 66   | 66         | 66                             |
|              | A5                  | 150       | 450                 | 300                   | 150  | 150        | 150                            |
|              | A7                  | 156       | 468                 | 312                   | 156  | 156        | 156                            |
|              | A9                  | 342       | 1,026               | 684                   | 342  | 342        | 342                            |
| Cyclone V    | C3                  | 57        | 171                 | 114                   | 57   | 57         | 57                             |
| GX           | C4                  | 70        | 210                 | 140                   | 70   | 70         | 70                             |
|              | C5                  | 150       | 450                 | 300                   | 150  | 150        | 150                            |
|              | C7                  | 156       | 468                 | 312                   | 156  | 156        | 156                            |
|              | C9                  | 342       | 1,026               | 684                   | 342  | 342        | 342                            |
| Cyclone V GT | D5                  | 150       | 450                 | 300                   | 150  | 150        | 150                            |
|              | D7                  | 156       | 468                 | 312                   | 156  | 156        | 156                            |
|              | D9                  | 342       | 1,026               | 684                   | 342  | 342        | 342                            |
| Cyclone V SE | A2                  | 36        | 108                 | 72                    | 36   | 36         | 36                             |
|              | A4                  | 84        | 252                 | 168                   | 84   | 84         | 84                             |
|              | A5                  | 87        | 261                 | 174                   | 87   | 87         | 87                             |
|              | A6                  | 112       | 336                 | 224                   | 112  | 112        | 112                            |
| Cyclone V SX | C2                  | 36        | 108                 | 72                    | 36   | 36         | 36                             |
|              | C4                  | 84        | 252                 | 168                   | 84   | 84         | 84                             |
|              | C5                  | 87        | 261                 | 174                   | 87   | 87         | 87                             |
|              |                     |           |                     |                       |  |            | continued                      |



| Variant      | Member<br>Code | Variable-<br>precision<br>DSP Block | Independent Input and Output<br>Multiplications Operator |                       |                       | 18 x 18<br>Multiplier<br>Adder Mode | 18 x 18<br>Multiplier                   |
|--------------|----------------|-------------------------------------|--|-----------------------|-----------------------|-------------------------------------|---|
|              |                | DSP Block                           | 9 x 9<br>Multiplier                                      | 18 x 18<br>Multiplier | 27 x 27<br>Multiplier | Adder Mode                          | Adder<br>Summed<br>with 36 bit<br>Input |
|              | C6             | 112                                 | 336  | 224                   | 112                   | 112                                 | 112                                     |
| Cyclone V ST | D5             | 87                                  | 261  | 174                   | 87                    | 87                                  | 87                                      |
|              | D6             | 112                                 | 336  | 224                   | 112                   | 112                                 | 112                                     |

# **Embedded Memory Blocks**

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

## **Types of Embedded Memory**

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dual-purpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

# **Embedded Memory Capacity in Cyclone V Devices**

Table 18. Embedded Memory Capacity and Distribution in Cyclone V Devices

|              | Member | M1    | ОК           | ML    | Total RAM Bit |           |
|--------------|--------|-------|--------------|-------|---------------|-----------|
| Variant      |        | Block | RAM Bit (Kb) | Block | RAM Bit (Kb)  | (Kb)      |
| Cyclone V E  | A2     | 176   | 1,760        | 314   | 196           | 1,956     |
|              | A4     | 308   | 3,080        | 485   | 303           | 3,383     |
|              | A5     | 446   | 4,460        | 679   | 424           | 4,884     |
|              | A7     | 686   | 6,860        | 1338  | 836           | 7,696     |
|              | A9     | 1,220 | 12,200       | 2748  | 1,717         | 13,917    |
| Cyclone V GX | C3     | 135   | 1,350        | 291   | 182           | 1,532     |
|              | C4     | 250   | 2,500        | 678   | 424           | 2,924     |
|              | C5     | 446   | 4,460        | 678   | 424           | 4,884     |
|              | C7     | 686   | 6,860        | 1338  | 836           | 7,696     |
|              | C9     | 1,220 | 12,200       | 2748  | 1,717         | 13,917    |
|              |        |       |              |       |               | continued |



# **External Memory Performance**

## Table 20. External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

| Interface    | Voltage | Maximum Fre     | Minimum Frequency |       |
|--------------|---------|-----------------|-------------------|-------|
|              | (V)     | Hard Controller | Soft Controller   | (MHz) |
| DDR3 SDRAM   | 1.5     | 400             | 303               | 303   |
|              | 1.35    | 400             | 303               | 303   |
| DDR2 SDRAM   | 1.8     | 400             | 300               | 167   |
| LPDDR2 SDRAM | 1.2     | 333             | 300               | 167   |

#### **Related Information**

#### External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

## **HPS External Memory Performance**

#### **Table 21. HPS External Memory Interface Performance**

The hard processor system (HPS) is available in Cyclone V SoC devices only.

| Interface    | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM   | 1.5         | 400                       |
|              | 1.35        | 400                       |
| DDR2 SDRAM   | 1.8         | 400                       |
| LPDDR2 SDRAM | 1.2         | 333                       |

#### **Related Information**

## External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Intel's External Memory Interface Spec Estimator tool.

## **Low-Power Serial Transceivers**

Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.


## **Transceiver Channels**

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.



Figure 10. Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



## **PMA Features**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22. PMA Features of the Transceivers in Cyclone V Devices

| Features  | Capability  |  |  |  |
|---|---|--|--|--|
| Backplane support                               | Driving capability up to 6.144 Gbps   |  |  |  |
| PLL-based clock recovery                        | Superior jitter tolerance   |  |  |  |
| Programmable deserialization and word alignment | Flexible deserialization width and configurable word alignment pattern  |  |  |  |
| Equalization and pre-emphasis                   | <ul> <li>Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization</li> <li>No decision feedback equalizer (DFE)</li> </ul> |  |  |  |
| Ring oscillator transmit PLLs                   | 614 Mbps to 6.144 Gbps  |  |  |  |
| Input reference clock range                     | 20 MHz to 400 MHz   |  |  |  |
| Transceiver dynamic reconfiguration             | Allows the reconfiguration of a single channel without affecting the operation of other channels                                  |  |  |  |



| PCS Support                     | Data Rates<br>(Gbps) | Transmitter Data Path Feature                              | Receiver Data Path Feature  |
|---------------------------------|----------------------|--|---|
| Serial ATA Gen1 and Gen2        | 1.5 and 3.0          | Custom PHY IP core with preset feature     Electrical idle | Custom PHY IP core with preset feature     Signal detect     Wider spread of asynchronous SSC |
| CPRI 4.1 <sup>(16)</sup>        | 0.6144 to 6.144      | Dedicated deterministic latency     DHY ID core            | Dedicated deterministic latency      DELY ID core   |
| OBSAI RP3                       | 0.768 to 3.072       |  |   |
| V-by-One HS                     | Up to 3.75           | Custom PHY IP core   | Custom PHY IP core  |
| DisplayPort 1.2 <sup>(17)</sup> | 1.62 and 2.7         | •  | <ul> <li>Wider spread of asynchronous<br/>SSC</li> </ul>                                      |

# **SoC with HPS**

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

# **HPS Features**


The HPS consists of a dual-core Arm Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

<sup>(16)</sup> High-voltage output mode (1000-BASE-CX) is not supported.

<sup>(17)</sup> Pending characterization.



Figure 11. HPS with Dual-Core Arm Cortex-A9 MPCore Processor



## **System Peripherals and Debug Access Port**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports Arm CoreSight debug and core traces to facilitate software development.



# **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

# **Document Revision History for Cyclone V Device Overview**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.05.07          | <ul> <li>Added the low power option ("L" suffix) for Cyclone V SE and Cyclone V SX devices in the Sample Ordering Code and Available Options diagrams.</li> <li>Rebranded as Intel.</li> </ul> |

| Date          | Version    | Changes  |
|---------------|------------|--|
| December 2017 | 2017.12.18 | Updated ALM resources for Cyclone V E, Cyclone V SE, Cyclone V SX, and Cyclone V ST devices.   |
| June 2016     | 2016.06.10 | Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram.   |
| December 2015 | 2015.12.21 | Added descriptions to package plan tables for Cyclone V GT and ST devices.     Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i> .  |
| June 2015     | 2015.06.12 | Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.  Updated logic elements (LE) (K) for the following devices:  Cyclone V E A7: Updated from 149.5 to 150  Cyclone V GX C3: Updated from 35.5 to 36  Cyclone V GX C7: Updated from 149.7 to 150  Cyclone V GT D7: Updated from 149.5 to 150  Updated MLAB (Kb) in Maximum Resource Counts for Cyclone V GX Devices table as follows:  Cyclone V GX C3: Updated from 291 to 182  Cyclone V GX C4: Updated from 678 to 424  Cyclone V GX C5: Updated from 678 to 424  Cyclone V GX C7: Updated from 1,338 to 836  Cyclone V GX C9: Updated from 2,748 to 1,717 |
|               | 1          | continued  |



| Date         | Version    | Changes   |
|--------------|------------|---|
|              |            | <ul> <li>Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 181 to 182</li> <li>Cyclone V GX C4: Updated from 295 to 424</li> </ul> </li> <li>Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C3: Updated from 1,531 to 1,532</li> <li>Cyclone V GX C4: Updated from 2,795 to 2,924</li> </ul> </li> <li>Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows:         <ul> <li>Cyclone V GX C4: Updated from 472 to 678</li> <li>Cyclone V GX C5: Updated from 679 to 678</li> </ul> </li> </ul>   |
| March 2015   | 2015.03.31 | Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table.     Added optional suffix "SC: Internal scrubbing support" to the following diagrams:     — Sample Ordering Code and Available Options for Cyclone V E Devices     — Sample Ordering Code and Available Options for Cyclone V GX Devices     — Sample Ordering Code and Available Options for Cyclone V SE Devices     — Sample Ordering Code and Available Options for Cyclone V SX Devices   |
| January 2015 | 2015.01.23 | <ul> <li>Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade.</li> <li>Operating Temperature: Removed C and A temperature grades</li> <li>FPGA Fabric Speed Grade: Removed -6 and -8 speed grades</li> <li>Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps:</li> <li>Device Variants for the Cyclone V Device Family table</li> <li>Sample Ordering Code and Available Options for Cyclone V ST Devices figure</li> <li>Maximum Resource Counts for Cyclone V ST Devices</li> <li>Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices.</li> <li>Logic elements (LE) (K): Updated from 35.7 to 35.5</li> <li>Variable-precision DSP block: Updated from 51 to 57</li> <li>18 x 18 multiplier: Updated from 102 to 114</li> <li>Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>Variableprecision DSP Block: Updated from 51 to 57</li> <li>9 x 9 Multiplier: Updated from 153 to 171</li> <li>18 x 18 Multiplier: Updated from 102 to 114</li> <li>27 x 27 Multiplier: Updated from 51 to 57</li> <li>18 x 18 Multiplier Adder Mode: Updated from 51 to 57</li> <li>18 x 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57</li> <li>Updated Embedded Memory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices.</li> <li>M10K Block: Updated from 119 to 135</li> <li>M10K RAM bit (Kb): Updated from 1,190 to 1,350</li> <li>MLAB BAM bit (Kb): Updated from 159 to 181</li> <li>Total RAM bit (Kb): Updated from 1,349 to 1,531</li> </ul> |
| October 2014 | 2014.10.06 | Added a footnote to the "Transceiver PCS Features for Cyclone V Devices" table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices.   |
|              |            | continued   |



| Date          | Version    | Changes  |
|---------------|------------|--|
| July 2014     | 2014.07.07 | Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices.  |
| December 2013 | 2013.12.26 | <ul> <li>Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz.</li> <li>Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables.</li> <li>Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE.</li> <li>Added link to Altera Product Selector for each device variant.</li> <li>Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers.</li> <li>Added leaded package options.</li> <li>Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60.</li> <li>Corrected max LVDS counts for transmitter and receiver for Cyclone V E A9 device from 140 to 120.</li> <li>Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE devices from 174 to 252.</li> <li>Corrected 18 x 18 multiplier for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32.</li> <li>Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 35 to 37.</li> <li>Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5.</li> <li>Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V.</li> <li>Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance.</li> <li>Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V.</li> <li>Ad</li></ul> |
| May 2013      | 2013.05.06 | <ul> <li>Added link to the known document issues in the Knowledge Base.</li> <li>Moved all links to the Related Information section of respective topics for easy reference.</li> <li>Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2.</li> <li>Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'.</li> <li>Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'.</li> <li>Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'.</li> <li>Updated the M386 package to M383 for Figure 1, Figure 2 and Figure 3.</li> <li>Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'.</li> <li>Updated LVDS in the Maximum Resource Counts tables to include Transmitter and Receiver values.</li> <li>Updated the package plan with M383 for the Cyclone V E device.</li> <li>Removed the M301 and M383 packages from the Cyclone V GX C4 device.</li> <li>Updated the GPIO count to '129' for the M301 package of the Cyclone V GX C5 device.</li> <li>Updated 5 Gbps to '6.144 Gbps' forCyclone V GT device.</li> </ul>   |



| Date          | Version | Changes  |
|---------------|---------|--|
|               |         | <ul> <li>Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10.</li> <li>Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections.</li> <li>Text edits throughout the document.</li> </ul>  |
| February 2012 | 1.2     | <ul> <li>Updated Table 1-2, Table 1-3, and Table 1-6.</li> <li>Updated "Cyclone V Family Plan" on page 1-4 and "Clock Networks and PLL Clock Sources" on page 1-15.</li> <li>Updated Figure 1-1 and Figure 1-6.</li> </ul>   |
| November 2011 | 1.1     | <ul> <li>Updated Table 1-1, Table 1-2, Table 1-3, Table 1-4, Table 1-5, and Table 1-6.</li> <li>Updated Figure 1-4, Figure 1-5, Figure 1-6, Figure 1-7, and Figure 1-8.</li> <li>Updated "System Peripherals" on page 1-18, "HPS-FPGA AXI Bridges" on page 1-19, "HPS SDRAM Controller Subsystem" on page 1-19, "FPGA Configuration and Processor Booting" on page 1-19, and "Hardware and Software Development" on page 1-20.</li> <li>Minor text edits.</li> </ul> |
| October 2011  | 1.0     | Initial release.   |