



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	35
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 14x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1784-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 6.3 "Clock Switching"** for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 6.3 "Clock Switching" for more information.

6.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- High power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 6-2:

EXTERNAL CLOCK (EC) MODE OPERATION



6.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 6-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 6-3 and Figure 6-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

6.6 Register Definitions: Oscillator Control

REGISTER 6-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN		IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set	t	'0' = Bit is clea	ared				
bit 7	SPLLEN: So <u>If PLLEN in (</u> SPLLEN bit i <u>If PLLEN in (</u> 1 = 4x PLL I 0 = 4x PLL i	ftware PLL Ena <u>Configuration W</u> s ignored. 4x P <u>Configuration W</u> s enabled s disabled	able bit ′ <u>ords = 1:</u> LL is always e ′ <u>ords = 0:</u>	nabled (subject	t to oscillator re	equirements)	
bit 6-3	$0 = 4x PLL is disabled$ IRCF<3:0>: Internal Oscillator Frequency Select bits $1111 = 16 \text{ MHz HF or 32 MHz HF}^{(2)}$ $1110 = 8 \text{ MHz or 32 MHz HF}^{(2)}$ $1101 = 4 \text{ MHz HF}$ $1100 = 2 \text{ MHz HF}$ $1010 = 2 \text{ MHz HF}$ $1011 = 1 \text{ MHz HF}$ $1010 = 500 \text{ kHz HF}^{(1)}$ $1001 = 250 \text{ kHz HF}^{(1)}$ $1000 = 125 \text{ kHz HF}^{(1)}$ $0111 = 500 \text{ kHz MF} (default upon Reset)$ $0110 = 250 \text{ kHz MF}$ $0101 = 125 \text{ kHz MF}$ $0101 = 125 \text{ kHz MF}$ $0101 = 31.25 \text{ kHz MF}^{(1)}$ $0110 = 31.25 \text{ kHz MF}$						
bit 2 bit 1-0	Unimplemen SCS<1:0>: S 1x = Internal 01 = Timer1 00 = Clock d	Unimplemented: Read as '0' SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<2:0> in Configuration Words.					
Note 1: Duplicate frequency derived from HFINTOSC.							

2: 32 MHz when SPLLEN bit is set. Refer to Section 6.2.2.6 "32 MHz Internal Oscillator Frequency Selection".

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	= Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 13-25: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

bit 7-0 INLVLC<7:0>: PORTC Input Level Select bits

For RC<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

TABLE 13-0. SUMMANT OF REGISTERS ASSOCIATED WITH TORT	TABLE 13-8:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
---	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	142
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	142
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	142
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	143
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	144
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	142
ODCONC	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	143
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	142
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	143

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

16.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

16.1 Circuit Operation

Figure 16-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 16-1 describes the output characteristics of the temperature indicator.

EQUATION 16-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 15.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for lowvoltage operation.

FIGURE 16-1: TEMPERATURE CIRCUIT DIAGRAM



16.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 16-1 shows the recommended minimum $V \mbox{\scriptsize DD}$ vs. range setting.

TABLE 16-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

16.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to **Section 17.0 "Analog-to-Digital Converter (ADC) Module"** for detailed information.

16.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

TABLE 17-1:	ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES	
-------------	---	--

ADC Clock P	eriod (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs (3)
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾
FRC	x11	1.0-6.0 μs ^(1,4)					

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.





17.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

17.1.6 RESULT FORMATTING

The 10-bit and 12-bit ADC conversion results can be supplied in two formats: 2's complement or sign-magnitude. The ADFM bit of the ADCON1 register controls the output format. Sign magnitude is left justified with the sign bit in the LSb position. Negative numbers are indicated when the sign bit is '1'.

Two's complement is right justified with the sign extended into the Most Significant bits.

Figure 17-3 shows the two output formats. Table 17-2 shows conversion examples.

FIGURE 17-3: ADC CONVERSION RESULT FORMAT

	1	
12-bit sign and	magnitude	
	Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4	Bit 3 Bit 2 Bit 1 Bit 0 '0' '0' '0' Sign
ADFM = 0 ADRMD = 0	bit 7 bit 0	bit 7 bit 0
		Ŷ
	12-bit ADC Result	Loaded with '0'
12-bit 2's comp	bliment	
	Bit 12 Bit 12 Bit 12 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
ADFM = 1 ADRMD = 0	bit 7 bit 0	bit 7 bit 0
	Y	
	Loaded with Sign bits'	12-bit ADC Result
10-bit sign and	magnitude	
	Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 1 Bit 0 '0' '0' '0' '0' '0' Sign
ADFM = 0	bit 7 bit 0	bit 7 bit 0
ADRMD = 1		
	10-bit ADC Result	Loaded with '0'
10-bit 2's com	bliment	
	Bit 10 Bit 10 Bit 10 Bit 10 Bit 10 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
ADFM = 1	bit 7 bit 0	bit 7 bit 0
ADRMD = 1		
	Loaded with Sign bits'	√ 10-bit ADC Result

20.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

20.10.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 13.1 "Alternate Pin Function**" for more information.



FIGURE 20-4: ANALOG INPUT MODEL

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
CxINT	P CxINTN		CxPCH<2:0>	-	-	CxNCH<2:0>		
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is u	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets	
'1' = Bit is	set	'0' = Bit is cle	ared					
bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive going edge of the CxOUT bit								
bit 6	CxINTN: Cor 1 = The CxIF 0 = No interr	 CxINTN: Comparator Interrupt on Negative Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit 0 = No interrupt flag will be set on a negative going edge of the CxOUT bit 						
bit 5-3	bit 5-3 CxPCH<2:0>: Comparator Positive Input Channel Select bits 111 = CxVP connects to AGND 110 = CxVP connects to FVR Buffer 2 101 = CxVP connects to DAC1_output 100 = CxVP unconnected, input floating 011 = CxVP unconnected, input floating 010 = CxVP unconnected, input floating 010 = CxVP connects to CxIN1+ pin 000 = CxVP connects to CXIN0+ pin							
bit 2-0	CxNCH<2:0> 111 = CxVN 110 = CxVN 101 = Resen 100 = CxVN 011 = CxVN 010 = CxVN 001 = CxVN 000 = CxVN	-: Comparator I connects to AC unconnected, i ved, input floati connects to Cx connects to Cx connects to Cx connects to Cx	Negative Input GND nput floating ng IN4- pin ⁽²⁾ IN3- pin IN2- pin IN2- pin IN2- pin	Channel Selec	ct bits			
Note 1: 2:	PIC16(L)F1784/7 "Reserved, input f	only. loating" for PIC	16(L)F1786 o	nly.				

REGISTER 20-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

24.5.4 SYNCHRONIZED PWM STEERING

In Single, Complementary and 3-phase PWM modes, it is possible to synchronize changes to steering selections with the period event. This is so that PWM outputs do not change in the middle of a cycle and therefore, disrupt operation of the application.

Steering synchronization is enabled by setting the PxSSYNC bit of the PSMC Steering Control 1 (PSMCxSTR1) register (Register 24-32).

When synchronized steering is enabled while the PSMC module is enabled, steering changes do not take effect until the first period event after the PSMCxLD bit is set.

Examples of synchronized steering are shown in Figure 24-18.

24.5.5 INITIALIZING SYNCHRONIZED STEERING

If synchronized steering is to be used, special care should be taken to initialize the PSMC Steering Control 0 (PSMCxSTR0) register (Register 24-31) in a safe configuration before setting either the PSMCxEN or PSMCxLD bits. When either of those bits are set, the PSMCxSTR0 value at that time is loaded into the synchronized steering output buffer. The buffer load occurs even if the PxSSYNC bit is low. When the PxSSYNC bit is set, the outputs will immediately go to the drive states in the preloaded buffer.

FIGURE 24-18: PWM STEERING WITH SYNCHRONIZATION WAVEFORM



FFA number	Output Frequency (kHz)	Step Size (Hz)
0	125.000	0
1	124.970	-30.4
2	124.939	-60.8
3	124.909	-91.2
4	124.878	-121.6
5	124.848	-152.0
6	124.818	-182.4
7	124.787	-212.8
8	124.757	-243.2
9	124.726	-273.6
10	124.696	-304.0
11	124.666	-334.4
12	124.635	-364.8
13	124.605	-395.2
14	124.574	-425.6
15	124.544	-456.0

TABLE 24-4: SAMPLE FFA OUTPUT PERIODS/FREQUENCIES

REGISTER 24-3: PSMC1SYNC: PSMC1 SYNCHRONIZATION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
P1POFST	P1PRPOL	P1DCPOL	_	—	_	P1SYN	C<1:0>
bit 7				•			bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as '0)'	
u = Bit is unchan	ged	x = Bit is unknow	vn	-n/n = Value at	POR and BOR/Val	ue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleare	d				
bit 7 bit 6 bit 5	P1POFST: PSM 1 = sync_out 0 = sync_out P1PRPOL: PSM 1 = Selected 0 = Selected P1DCPOL: PSM	IC1 Phase Offset source is phase e source is period e //C1 Period Polari asynchronous pe asynchronous pe //C1 Duty-cycle E	Control bit event and latch sevent and latch ty Event Contro riod event inputs riod event inputs vent Polarity Co	set source is syn set source is pha I bit s are inverted s are not inverted ontrol bit	chronous period ev ise event	vent	
	0 = Selected	asynchronous du	ty-cycle event in	iputs are not inve	erted		
bit 4-2	Unimplemente	d: Read as '0'					
bit 1-0	P1SYNC<1:0>: 11 = PSMC1 10 = PSMC1 01 = Reserve 00 = PSMC1	PSMC1 Period S is synchronized v is synchronized v ed - Do not use is synchronized v	ynchronization vith the PSMC3 vith the PSMC2 vith period even	Mode bits module (sync_ir module (sync_ir	a comes from PSM a comes from PSM	C3 sync_out) C2 sync_out)	

REGISTER 24-4: PSMC2SYNC: PSMC2 SYNCHRONIZATION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
P2POFST	P2PRPOL	P2DCPOL	—	—	—	P2SYN	IC<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	 P2POFST: PSMC2 Phase Offset Control bit 1 = sync_out source is phase event and latch set source is synchronous period event 0 = sync_out source is period event and latch set source is phase event
bit 6	 P2PRPOL: PSMC2 Period Polarity Event Control bit 1 = Selected asynchronous period event inputs are inverted 0 = Selected asynchronous period event inputs are not inverted
bit 5	 P2DCPOL: PSMC2 Duty-cycle Event Polarity Control bit 1 = Selected asynchronous duty-cycle event inputs are inverted 0 = Selected asynchronous duty-cycle event inputs are not inverted
bit 4-2	Unimplemented: Read as '0'
bit 1-0	P2SYNC<1:0>: PSMC2 Period Synchronization Mode bits 11 = PSMC2 is synchronized with the PSMC3 module (sync_in comes from PSMC3 sync_out) 10 = Reserved – Do not use 01 = PSMC2 is synchronized with the PSMC1 module (sync_in comes from PSMC1 sync_out) 00 = PSMC2 is synchronized with period event

REGISTER 24-22: PSMCxDCL: PSMC DUTY CYCLE COUNT LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			PSMCxI	DCL<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0

PSMCxDCL<7:0>: 16-bit Duty Cycle Count Least Significant bits = PSMCxDC<7:0>

REGISTER 24-23: PSMCxDCH: PSMC DUTY CYCLE COUNT HIGH REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | PSMCxD | CH<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSMCxDCH<7:0>:** 16-bit Duty Cycle Count Most Significant bits = PSMCxDC<15:8>

PIC16(L)F1784/6/7

SS Omensi											. /
(()) (()) ()) ()) ()) ()) ()) ()) ()) (+ + + + -
- (%8. * 0) - SOX			· · · · · · · · · · · · · · · · · · ·		: : : : :	· · · · · · · · · · · · · · · · · · ·		:		:	к К Алгания К
(36* =) (288 = c)		; ·		<pre>.</pre>				;		· · · · · · · · · · · · · · · · · · ·	
Write to SSPERIF Vield		5 5 5	; / / ; / / ;	: · · · · · · · · · · · · · · · · · · ·	* * * * * * *	· 6 · 5 5	:		ہ ہ ج ج میں میں م	: : :	3 3 3
- 89X0		X 68.7) ,		X 88 5	X 8834 (X 28.8) ,	$\sum_{i=1}^{\infty}$	X	X	<u>.</u>	2. 1954 - Mariana 1977 - Mariana 1977 - Mariana Mariana 1977 - Mariana 1977
- SEI	• • • •			; ;;;;;]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]				///////////////////////////////////			* * * *
lingud Sampia	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2							. <i>1</i> 9.			
staat Internasia	• • • •	* * * * *	2 3 4 4 6	· · · · · · · · · · · · · · · · · · ·	· · · ·	· · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	• : : : : : : : : : : : : : : : : : : :	· · · · · · · · · · · · · · · · · · ·		
***** SSP\$* 20 SSP\$**		s • \$ • \$ •	4 ; • ;	: - : - : -	: : : :	· s · c · · · ·	:	:	· : · : · :		
Verito Collision delection entre			***************								

FIGURE 26-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

SS SCK (CKP = 0 CKE = 1) SCK (CKP = 1 CKE = 1) Write to SSPBUE										
SDO	; ; ; ,	bit 7	y bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SDI ———	\ 		\leftarrow			\sim	\sim		bit 0	
Input Sample	1 1 1 1		1	1	1	1	1	<u> </u>	1	
SSP1IF Interrupt Flag	, , , , , ,	1 1 1 1 1		 	1 1 1 1 1	- 	, , , , , ,	1 1 1 1 1 1	1 1 1 1 1 1	
SSPSR to SSPBUF	! ! !	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	! ! !	1 1 1 1		k.
Verte Colasion detector solite	1 1 4 2 2 2									•

26.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I^2C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 26-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 26-39 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module

clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 26-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.



$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 26-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 26-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

REGISTER 26-2: SSPCON1: SSP CONTROL REGISTER 1

R/C/HS-0	/0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV	SSPEN	CKP		SSPM<	3:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplemer	ited bit, read as '0'		
u = Bit is unc	hanged	x = Bit is unknowr	ı	-n/n = Value at F	OR and BOR/Value at	all other Resets	
'1' = Bit is set	:	'0' = Bit is cleared		HS = Bit is set by	/ hardware	C = User cleared	
bit 7	WCOL: Write Co <u>Master mode:</u> 1 = A write to th 0 = No collision <u>Slave mode:</u> 1 = The SSPBL 0 = No collision	Ilision Detect bit ne SSPBUF register) JF register is written v	r was attempted vhile it is still trans	while the I ² C condimination of the previous v	ions were not valid for word (must be cleared ir	a transmission to n software)	be started
bit 6	SSPOV: Receive In <u>SPI mode:</u> 1 = A new byte Overflow ca setting over SSPBUF re 0 = No overflow In I ² C mode: 1 = A byte is re (must be cl 0 = No overflow	E Overflow Indicator is received while the in only occur in Slave flow. In Master mode gister (must be clear v eccived while the St eared in software). v	bit ⁽¹⁾ SSPBUF registe e mode. In Slave , the overflow bit i ed in software). SPBUF register	r is still holding the p mode, the user mus s not set since each is still holding the p	revious data. In case of t read the SSPBUF, even new reception (and tran previous byte. SSPOV	overflow, the data on if only transmitti Ismission) is initiate is a "don't care"	a in SSPSR is lost. ng data, to avoid ed by writing to the in Transmit mode
bit 5	SSPEN: Synchro In both modes, w In <u>SPI mode:</u> 1 = Enables ser 0 = Disables se <u>In I²C mode:</u> 1 = Enables the 0 = Disables se	nous Serial Port En rhen enabled, these rial port and configure rial port and configure serial port and configure rial port and configure	able bit pins must be pro- es SCK, SDO, SI ures these pins a gures the SDA ar ures these pins a	operly configured a DI and \overline{SS} as the sou Is I/O port pins Id SCL pins as the s Is I/O port pins	s input or output irce of the serial port pi purce of the serial port p	ns ⁽²⁾ Dins ⁽³⁾	
bit 4	CKP: Clock Pola In <u>SPI mode</u> : 1 = Idle state for0 = Idle state forIn I2C Slave modSCL release cont1 = Enable clock0 = Holds clock ldIn I2C Master moUnused in this m	rity Select bit clock is a high level clock is a low level <u>e:</u> trol bw (clock stretch). (I <u>de:</u> ode	Used to ensure o	lata setup time.)			
bit 3-0	SSPM<3:0>: Syr 0000 = SPI Mast 0001 = SPI Mast 0010 = SPI Mast 0010 = SPI Mast 0100 = SPI Slave 0101 = SPI Slave 0110 = l^2C Slave 0111 = l^2C Slave 1000 = l^2C Mast 1001 = Reservec 1010 = Reservec 1101 = Reservec 1101 = Reservec 1101 = Reservec 1101 = l^2C Slave 1111 = l^2C Slave 1111 = l^2C Slave	achronous Serial Po ter mode, clock = Fo ter mode, clock = Fo ter mode, clock = Fo ter mode, clock = Co ter mode, clock = Co e mode, clock = SCo e mode, 7-bit addres e mode, 10-bit addres ter mode, clock = Fo der mode, clock = Fo der mode, clock = Fo der mode, clock = Fo der mode, clock = Co der mode,	rt Mode Select b DSC/4 DSC/16 DSC/64 MR2 output/2 K pin, <u>SS</u> pin con SS DSC / (4 * (SSPAL DSC/(4 * (SSPAL DSC/(4 * (SSPAL er mode (Slave i SS with Start and SS with Start and	its htrol enabled htrol disabled, SS c DD+1)) ⁽⁴⁾ D+1)) ⁽⁵⁾ dle) Stop bit interrupts e d Stop bit interrupts e	an be used as I/O pin enabled enabled		
Note 1: 2: 3: 4: 5:	In Master mode, the ow When enabled, these p When enabled, the SDA SSPADD values of 0, 1 SSPADD value of '0' is	erflow bit is not set s ins must be properly A and SCL pins mus or 2 are not suppor not supported. Use	since each new r y configured as in st be configured a ted for I ² C mode SSPM = 0000 in	reception (and trans nput or output. as inputs. nstead.	mission) is initiated by	[,] writing to the SS	PBUF register.

27.3 Register Definitions: EUSART Control

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0			
LSRC	1.89	IXEN ⁽¹⁾	SYNC	SENDB	BRGH	IRMI	I X9D			
DIL 7										
Legend:										
R = Readable	bit	W = Writable bit $U = Unimplemented bit, read as '0'$								
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cleared								
bit 7	CSRC: Clock Asynchronou Don't care Synchronous 1 = Master r 0 = Slave m	: Source Select <u>s mode</u> : <u>mode</u> : node (clock ge ode (clock fron	bit nerated intern n external sou	ally from BRG)					
bit 6	 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 									
bit 5	TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit disabled									
bit 4	SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode									
bit 3	SENDB: Send Break Character bit <u>Asynchronous mode</u> : 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed <u>Synchronous mode</u> : Don't care									
bit 2	BRGH: High Baud Rate Select bit <u>Asynchronous mode</u> : 1 = High speed 0 = Low speed <u>Synchronous mode</u> : Unused in this mode									
bit 1	TRMT: Trans 1 = TSR emp 0 = TSR full	mit Shift Regist oty	ter Status bit							
bit 0	TX9D: Ninth I Can be addre	bit of Transmit ess/data bit or a	Data a parity bit.							

REGISTER 27-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Note 1: SREN/CREN overrides TXEN in Sync mode.

27.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

27.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 27-7), and asynchronously if the device is in Sleep mode (Figure 27-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

27.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

PIC16(L)F1784/6/7

TABLE 30-19: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)										
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time)	10	_	ns					
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15		ns					

PIC16(L)F1784/6/7

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



Temperature, VDD = 1.8V, PIC16LF1784/6/7 Only.



FIGURE 31-57: LFINTOSC Frequency, PIC16LF1784/6/7 Only.



Temperature, VDD = 1.8V, PIC16LF1784/6/7 Only.



FIGURE 31-58: LFINTOSC Frequency, PIC16F1784/6/7 Only.



FIGURE 31-59: WDT Time-Out Period, PIC16F1784/6/7 Only.



PIC16LF1784/6/7 Only.

32.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
 Compilers/Assemblers/Linkers
- MPLAB XC Compiler
- MPASM[™] Assembler
- MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- · Built-in support for Bugzilla issue tracker