



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PSMC, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 14x12b; D/A 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f1784-e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagram – 40-Pin PDIP

Note:

| | 1 | 40 | RB7ICSPDAT |
|-----|---------------|--------------|-------------|
| RA0 | 2 | 39 | RB6/ICSPCLK |
| RA1 | 3 | 38 | RB5 |
| RA2 | 4 | 37 | RB4 |
| RA3 | 5 | 36 | RB3 |
| RA4 | 6 | 35 | RB2 |
| RA5 | 7 | 34 | RB1 |
| RE0 | 8 | 33 | RB0 |
| RE1 | 9 184 | 62 32 | VDD |
| RE2 | 10 Ľ | <u>د</u> 31 | Vss |
| VDD | 11) 9 | J 30∏ | RD7 |
| Vss | 12 <u>ပ</u> | <u>ວ</u> 29 | RD6 |
| RA7 | 13 L | L 28 | RD5 |
| RA6 | 14 | 27 | RD4 |
| RC0 | 15 | 26 | RC7 |
| RC1 | 16 | 25 | RC6 |
| RC2 | 17 | 24 | RC5 |
| RC3 | 18 | 23 | RC4 |
| RD0 | 19 | 22 | RD3 |
| RD1 | 20 | 21 | RD2 |
| | | | |
| | | | |
| | | | |

See Table 2 for the location of all peripheral functions.

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
- Data EEPROM memory⁽¹⁾

| | Progra | am Me | mory Co | ntrol". | | |
|---------|--------|---------|-----------|---------|----------|------|
| | Sectio | on 12.0 | "Data El | EPRON | l and Fl | lash |
| | the E | ECON | register | s is de | escribed | d in |
| | metho | d to ac | cess Flas | h mem | ory thro | ough |
| Note 1: | The D | Data E | EPROM | Memo | ry and | the |

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16(L)F1784/6/7 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1 and 3-2).

TABLE 3-1: DEVICE SIZES AND ADDRESSES

| Device | Program Memory Space (Words) | Last Program Memory Address |
|-----------------|------------------------------|-----------------------------|
| PIC16(L)F1784 | 4,096 | 0FFFh |
| PIC16(L)F1786/7 | 8,192 | 1FFFh |

| | BANK 8 | | BANK 9 | | BANK 10 | | BANK 11 | | BANK 12 | | BANK 13 | | BANK 14 | | BANK 15 |
|----------------------|--|----------------------|--|----------------------|---------------------------------------|----------------------|--|----------------------|--|----------------------|---------------------------------------|----------------------|---------------------------------------|----------------------|---------------------------------------|
| 400h 40Bh | Core Registers (Table 3-2) | 480h 48Bh | Core Registers (Table 3-2) | 500h 50Bh | Core Registers (Table 3-2) | 580h 58Bh | Core Registers (Table 3-2) | 600h 60Bh | Core Registers (Table 3-2) | 680h 68Bh | Core Registers (Table 3-2) | 700h 70Bh | Core Registers (Table 3-2) | 780h 78Bh | Core Registers (Table 3-2) |
| 40Ch | Unimplemented Read as '0' | 48Ch | Unimplemented Read as '0' | 50Ch | | 58Ch | Unimplemented Read as '0' | 60Ch | Unimplemented Read as '0' | 68Ch | | 70Ch | | 78Ch | |
| 417 420 | General Purpose Register 80 Bytes | 497 4A0 | General Purpose Register 80 Bytes | | See Table 3-8 | 59F 5A0 | General Purpose Register 80 Bytes | 620 64F 650 | General Purpose Register 48 Bytes Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' |
| 46Fh | | 4EFh | | 56Fh | | 5EFh | | 66Fh | | 6EFh | | 76Fh | | 7EFh | |
| 470h 47Fh | Common RAM (Accesses 70h – 7Fh) | 4F0h 4FFh | Common RAM (Accesses 70h – 7Fh) | 570h 57Fh | Common RAM (Accesses 70h – 7Fh) | 5F0h 5FFh | Common RAM (Accesses 70h – 7Fh) | 670h 67Fh | Common RAM (Accesses 70h – 7Fh) | 6F0h 6FFh | Common RAM (Accesses 70h – 7Fh) | 770h 77Fh | Common RAM (Accesses 70h – 7Fh) | 7F0h 7FFh | Common RAM (Accesses 70h – 7Fh) |
| - | BANK 16 | | BANK 17 | - | BANK 18 | | BANK 19 | | BANK 20 | | BANK 21 | | BANK 22 | | BANK 23 |
| 800h 80Bh | Core Registers (Table 3-2) | 880h 88Bh | Core Registers (Table 3-2) | 900h 90Bh | Core Registers (Table 3-2) | 980h 98Bh | Core Registers (Table 3-2) | A00h A0Bh | Core Registers (Table 3-2) | A80h A8Bh | Core Registers (Table 3-2) | B00h B0Bh | Core Registers (Table 3-2) | B80h B8Bh | Core Registers (Table 3-2) |
| 80Ch | See Table 3-10 | 88Ch | Unimplemented Read as '0' | 90Ch | Unimplemented Read as '0' | 98Ch | Unimplemented Read as '0' | A0Ch | Unimplemented Read as '0' | A8Ch | Unimplemented Read as '0' | B0Ch | Unimplemented Read as '0' | B8Ch | Unimplemented Read as '0' |
| 86Fn 870h | Common RAM (Accesses 70h – 7Fh) | 8EFN 8F0h | Common RAM (Accesses 70h – 7Fh) | 96Fh 970h | Common RAM (Accesses 70h – 7Fh) | 9EFn 9F0h | Common RAM (Accesses 70h – 7Fh) | A6Fn A70h | Common RAM (Accesses 70h – 7Fh) | AEFn AF0h | Common RAM (Accesses 70h – 7Fh) | B6Fn B70h | Common RAM (Accesses 70h – 7Fh) | BEFN BF0h | Common RAM (Accesses 70h – 7Fh) |
| 87Fh | | 8FFh | | 97Fh | | 9FFh | | A7Fh | | AFFh | | B7Fh | | BFFh | |
| 0001 | BANK 24 | ı 1 | BANK 25 | 1 1 | BANK 26 | ı | BANK 27 | | BANK 28 | ı | BANK 29 | I | BANK 30 | 1 (| BANK 31 |
| C00h | Core Registers (Table 3-2) | C80h C8Bh | Core Registers (Table 3-2) | D00h D0Bh | Core Registers (Table 3-2) | D80h D8Bh | Core Registers (Table 3-2) | E00h E0Bh | Core Registers (Table 3-2) | E80h E8Bh | Core Registers (Table 3-2) | F00h F0Bh | Core Registers (Table 3-2) | F80h F8Bh | Core Registers (Table 3-2) |
| C0Ch | Unimplemented Read as '0' | C8Ch | Unimplemented Read as '0' | D0Ch | Unimplemented Read as '0' | D8Ch | Unimplemented Read as '0' | E0Ch | Unimplemented Read as '0' | E8Ch | Unimplemented Read as '0' | F0Ch | Unimplemented Read as '0' | F8Ch | See Table 3-9 |
| C6Fh C70h C7Fh | Common RAM (Accesses 70h – 7Fh) | CEFh CF0h CFFh | Common RAM (Accesses 70h – 7Fh) | D6Fh D70h D7Fh | Common RAM (Accesses 70h – 7Fh) | DEFh DF0h DFFh | Common RAM (Accesses 70h – 7Fh) | E6Fh E70h E7Fh | Common RAM (Accesses 70h – 7Fh) | EEFh EF0h EFFh | Common RAM (Accesses 70h – 7Fh) | F6Fh F70h F7Fh | Common RAM (Accesses 70h – 7Fh) | FEFh FF0h FFFh | Common RAM (Accesses 70h – 7Fh) |

TABLE 3-7: PIC16(L)F1786/7 MEMORY MAP (BANKS 8-31)

= Unimplemented data memory locations, read as '0'

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | |
|-----------------------------------|---------|-----------------|---------|---|---------|---------|---------|--|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged | | x = Bit is unkr | iown | -n/n = Value at POR and BOR/Value at all other Resets | | | | |

REGISTER 13-22: WPUC: WEAK PULL-UP PORTC REGISTER

'0' = Bit is cleared

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 13-23: ODCONC: PORTC OPEN DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODC7 | ODC6 | ODC5 | ODC4 | ODC3 | ODC2 | ODC1 | ODC0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0

'1' = Bit is set

ODC<7:0>: PORTC Open Drain Enable bits For RC<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 13-24: SLRCONC: PORTC SLEW RATE CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRC7 | SLRC6 | SLRC5 | SLRC4 | SLRC3 | SLRC2 | SLRC1 | SLRC0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 **SLRC<7:0>:** PORTC Slew Rate Enable bits

For RC<7:0> pins, respectively

1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

22.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 22-1 is a block diagram of the Timer1 module.



FIGURE 22-1: TIMER1 BLOCK DIAGRAM

| FIGURE 22-6: | TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE | |
|------------------------|--|----------|
| TMR1GE | | |
| T1GPOL | | |
| T1GSPM | | |
| T1GTM | | |
| T1GG <u>O/</u> DONE | ← Set by software Cleared by hardware falling edge of T1GVA Counting enabled on | on \L |
| t1g_in | | |
| таскі | | |
| T1GVAL | | |
| Timer1 | N N + 1 N + 2 N + 3 N + 4 | |
| TMR1GIF | Set by hardware on Cleared by Software falling edge of T1GVAL> Cleared by Software | у |

24.2.6 CLOCK PRESCALER

There are four prescaler choices available to be applied to the selected clock:

- Divide by 1
- Divide by 2
- Divide by 4
- Divide by 8



FIGURE 24-3: TIME BASE WAVEFORM GENERATION

The clock source is selected with the PxCPRE<1:0> bits of the PSMCx Clock Control (PSMCxCLK) register

The prescaler output is psmc_clk, which is the clock

used by all of the other portions of the PSMC module.

(Register 24-6).

24.5.3 COMPLEMENTARY PWM STEERING

In Complementary PWM Steering mode, the primary PWM signal (non-complementary) and complementary signal can be steered according to their respective type.

Primary PWM signal can be steered to any of the following outputs:

- PSMCxA
- PSMCxC
- PSMCxE

The complementary PWM signal can be steered to any of the following outputs:

- PSMCxB
- PSMCxD
- PSMCxE

Examples of unsynchronized complementary steering are shown in Figure 24-17.

FIGURE 24-17: COMPLEMENTARY PWM STEERING WAVEFORM (NO SYNCHRONIZATION, ZERO DEAD-BAND TIME)

| Base_PWM_signal | |
|-----------------|--|
| PxSTRA | |
| PSMCxA | |
| PSMCxB | |
| PxSTRB | Arrows indicate where a change in the steering bit automatically forces a change in the corresponding PSMC output. |
| PxSTRC | |
| PSMCxC | |
| PSMCxD | |
| PxSTRD | |
| PxSTRE | |
| PSMCxE | |
| PSMCxF | |
| PxSTRF | |

26.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 26-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 26-6, Figure 26-8 and Figure 26-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPADD + 1))

Figure 26-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 26-6: SPI MODE WAVEFORM (MASTER MODE)



26.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an $\overline{\text{ACK}}$ is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSP-CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

26.5 I²C SLAVE MODE OPERATION

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSP1IF additionally getting set upon detection of a Start, Restart, or Stop condition.

26.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 26-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 26-5) affects the address matching process. See **Section 26.5.9** "**SSP Mask Register**" for more information.

26.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

26.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPADD. Even if there is not an address match; SSP1IF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

26.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 26-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See **Section 26.2.3 "SPI Master Mode"** for more detail.

26.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 26-13 and Figure 26-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

26.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 26-15 displays a module using both address and data holding. Figure 26-16 includes the operation with the SEN bit of the SSPCON2 register set.

- 1. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP-CON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.

10. Slave clears SSP1IF.

Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set

- 11. SSP1IF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

26.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I^2C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 26-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 26-39 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module

clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 26-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.



$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 26-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 26-4: MSSP CLOCK RATE W/BRG

| Fosc | Fcy | BRG Value | FCLOCK (2 Rollovers of BRG) |
|--------|-------|-----------|--------------------------------|
| 32 MHz | 8 MHz | 13h | 400 kHz ⁽¹⁾ |
| 32 MHz | 8 MHz | 19h | 308 kHz |
| 32 MHz | 8 MHz | 4Fh | 100 kHz |
| 16 MHz | 4 MHz | 09h | 400 kHz ⁽¹⁾ |
| 16 MHz | 4 MHz | 0Ch | 308 kHz |
| 16 MHz | 4 MHz | 27h | 100 kHz |
| 4 MHz | 1 MHz | 09h | 100 kHz |

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

REGISTER 26-5: SSPMSK: SSP MASK REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|---------------------------------------|--|---|---|---|---|---------------|--------------|
| | | | MSK | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: R = Readable | a hit | W = Writable | hit | II = I Inimpler | nented hit read | las 'O' | |
| u = Bit is unchanged x = Bit | | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other Resets | | | other Resets |
| '1' = Bit is set '0' = Bit is cleared | | | | | | | |
| bit 7-1 | MSK<7:1>: | Mask bits | | | | | |
| | 1 = The rec 0 = The rec | eived address b eived address b | it n is compar it n is not use | ed to SSPADD d to detect I ² C | <n> to detect I² address match</n> | C address mat | tch |
| bit 0 | MSK<0>: MiI2C Slave mo1 = The rec0 = The rec | ask bit for I ² C S ode, 10-bit addre eived address b eived address b | lave mode, 10 ess (SSPM<3 it 0 is compar it 0 is not use | D-bit Address ::0> = 0111 or ed to SSPADD d to detect I ² C | 1111): <0> to detect l ² address match | C address mat | tch |

I²C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

REGISTER 26-6: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---|---------|---|------------------------------------|---------|---------|---------|---------|
| | | | ADD | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged $x = Bit$ is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |

| Master | mode: | |
|--------|-------|--|

1' = Bit is set

| bit 7-0 | ADD<7:0>: Baud Rate Clock Divider bits |
|---------|---|
| | SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc |

<u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

27.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 27-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

27.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 27-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

27.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

27.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

27.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 27.5.1.2 "Clock Polarity"**.

27.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

| Configuration Bits | | onfiguration Bits | | Boud Bote Formula | |
|--------------------|-------|-------------------|---------------------|-------------------|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Mode | Bauu Kale Formula | |
| 0 | 0 | 0 | 8-bit/Asynchronous | Fosc/[64 (n+1)] | |
| 0 | 0 | 1 | 8-bit/Asynchronous | | |
| 0 | 1 | 0 | 16-bit/Asynchronous | FOSC/[16 (n+1)] | |
| 0 | 1 | 1 | 16-bit/Asynchronous | | |
| 1 | 0 | x | 8-bit/Synchronous | Fosc/[4 (n+1)] | |
| 1 | 1 | x | 16-bit/Synchronous | | |

TABLE 27-3: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 27-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|-----------|----------|-------|-------|-------|-------|-------|-------|---------------------|
| BAUDCON | ABDOVF | RCIDL | | SCKP | BRG16 | | WUE | ABDEN | 347 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 346 |
| SPBRGL | | BRG<7:0> | | | | | | 348 | |
| SPBRGH | BRG<15:8> | | | | | 348 | | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 345 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

| CALL | Call Subroutine |
|------------------|---|
| Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | (PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<6:3>) → PC<14:11> |
| Status Affected: | None |
| Description: | Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction. |

| CALLW | Subroutine Call With W |
|------------------|---|
| Syntax: | [label] CALLW |
| Operands: | None |
| Operation: | (PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8> |
| Status Affected: | None |
| Description: | Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction. |

| CLRF | Clear f | |
|------------------|---|--|
| Syntax: | [<i>label</i>] CLRF f | |
| Operands: | $0 \leq f \leq 127$ | |
| Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | |

| CLRW | Clear W |
|------------------|--|
| Syntax: | [label] CLRW |
| Operands: | None |
| Operation: | $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z |
| Description: | W register is cleared. Zero bit (Z) is set. |
| CLRWDT | Clear Watchdog Timer |
| Syntax: | [label] CLRWDT |
| Operands: | None |
| Operation: | $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO} PD$ |
| | |
| Description: | CLRWDT Instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. |

| COMF | Complement f | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] COMF f,d | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | |
| Operation: | $(\overline{f}) \rightarrow (destination)$ | | |
| Status Affected: | Z | | |
| Description: | The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. | | |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [label] DECF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (f) - 1 \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |



FIGURE 30-3: POR AND POR REARM WITH SLOW RISING VDD



FIGURE 30-18: SPI SLAVE MODE TIMING (CKE = 0)





Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 31-19: IDD, LFINTOSC Mode, Fosc = 31 kHz, PIC16LF1784/6/7 Only.



FIGURE 31-20: IDD, LFINTOSC Mode, Fosc = 31 kHz, PIC16F1784/6/7 Only.



FIGURE 31-21: IDD, MFINTOSC Mode, Fosc = 500 kHz, PIC16LF1784/6/7 Only.



FIGURE 31-22: IDD, MFINTOSC Mode, Fosc = 500 kHz, PIC16F1784/6/7 Only.



FIGURE 31-23: IDD Typical, HFINTOSC Mode, PIC16LF1784/6/7 Only.



FIGURE 31-24: IDD Maximum, HFINTOSC Mode, PIC16LF1784/6/7 Only.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | MILLIMETERS | | |
|--------------------------|-------|----------|------|-------------|--|--|
| Dimension Limits | | MIN | NOM | MAX | | |
| Contact Pitch | E | 0.65 BSC | | | | |
| Contact Pad Spacing | С | | 7.20 | | | |
| Contact Pad Width (X28) | X1 | | | 0.45 | | |
| Contact Pad Length (X28) | Y1 | | | 1.75 | | |
| Distance Between Pads | G | 0.20 | | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A