



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1786-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h 40Bh	Core Registers (Table 3-2)	480h 48Bh	Core Registers (Table 3-2)	500h 50Bh	Core Registers (Table 3-2)	580h 58Bh	Core Registers (Table 3-2)	600h 60Bh	Core Registers (Table 3-2)	680h 68Bh	Core Registers (Table 3-2)	700h 70Bh	Core Registers (Table 3-2)	780h 78Bh	Core Registers (Table 3-2)
40Ch	Unimplemented Read as '0'	48Ch	Unimplemented Read as '0'	50Ch		58Ch	Unimplemented Read as '0'	60Ch	Unimplemented Read as '0'	68Ch		70Ch		78Ch	
417 420	General Purpose Register 80 Bytes	497 4A0	General Purpose Register 80 Bytes		See Table 3-8	59F 5A0	General Purpose Register 80 Bytes	620 64F 650	General Purpose Register 48 Bytes Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h 47Fh	Common RAM (Accesses 70h – 7Fh)	4F0h 4FFh	Common RAM (Accesses 70h – 7Fh)	570h 57Fh	Common RAM (Accesses 70h – 7Fh)	5F0h 5FFh	Common RAM (Accesses 70h – 7Fh)	670h 67Fh	Common RAM (Accesses 70h – 7Fh)	6F0h 6FFh	Common RAM (Accesses 70h – 7Fh)	770h 77Fh	Common RAM (Accesses 70h – 7Fh)	7F0h 7FFh	Common RAM (Accesses 70h – 7Fh)
-	BANK 16		BANK 17	-	BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h 80Bh	Core Registers (Table 3-2)	880h 88Bh	Core Registers (Table 3-2)	900h 90Bh	Core Registers (Table 3-2)	980h 98Bh	Core Registers (Table 3-2)	A00h A0Bh	Core Registers (Table 3-2)	A80h A8Bh	Core Registers (Table 3-2)	B00h B0Bh	Core Registers (Table 3-2)	B80h B8Bh	Core Registers (Table 3-2)
80Ch	See Table 3-10	88Ch	Unimplemented Read as '0'	90Ch	Unimplemented Read as '0'	98Ch	Unimplemented Read as '0'	A0Ch	Unimplemented Read as '0'	A8Ch	Unimplemented Read as '0'	B0Ch	Unimplemented Read as '0'	B8Ch	Unimplemented Read as '0'
86Fn 870h	Common RAM (Accesses 70h – 7Fh)	8EFN 8F0h	Common RAM (Accesses 70h – 7Fh)	96Fh 970h	Common RAM (Accesses 70h – 7Fh)	9EFn 9F0h	Common RAM (Accesses 70h – 7Fh)	A6Fn A70h	Common RAM (Accesses 70h – 7Fh)	AEFn AF0h	Common RAM (Accesses 70h – 7Fh)	B6Fn B70h	Common RAM (Accesses 70h – 7Fh)	BEFN BF0h	Common RAM (Accesses 70h – 7Fh)
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	
0001	BANK 24	ı 1	BANK 25	1 1	BANK 26	ı	BANK 27		BANK 28	ı	BANK 29	I	BANK 30	1 (BANK 31
C00h	Core Registers (Table 3-2)	C80h C8Bh	Core Registers (Table 3-2)	D00h D0Bh	Core Registers (Table 3-2)	D80h D8Bh	Core Registers (Table 3-2)	E00h E0Bh	Core Registers (Table 3-2)	E80h E8Bh	Core Registers (Table 3-2)	F00h F0Bh	Core Registers (Table 3-2)	F80h F8Bh	Core Registers (Table 3-2)
C0Ch	Unimplemented Read as '0'	C8Ch	Unimplemented Read as '0'	D0Ch	Unimplemented Read as '0'	D8Ch	Unimplemented Read as '0'	E0Ch	Unimplemented Read as '0'	E8Ch	Unimplemented Read as '0'	F0Ch	Unimplemented Read as '0'	F8Ch	See Table 3-9
C6Fh C70h C7Fh	Common RAM (Accesses 70h – 7Fh)	CEFh CF0h CFFh	Common RAM (Accesses 70h – 7Fh)	D6Fh D70h D7Fh	Common RAM (Accesses 70h – 7Fh)	DEFh DF0h DFFh	Common RAM (Accesses 70h – 7Fh)	E6Fh E70h E7Fh	Common RAM (Accesses 70h – 7Fh)	EEFh EF0h EFFh	Common RAM (Accesses 70h – 7Fh)	F6Fh F70h F7Fh	Common RAM (Accesses 70h – 7Fh)	FEFh FF0h FFFh	Common RAM (Accesses 70h – 7Fh)

TABLE 3-7: PIC16(L)F1786/7 MEMORY MAP (BANKS 8-31)

= Unimplemented data memory locations, read as '0'

REGISTER	4-2. CON	FIGZ. CONFI	JURATION				
		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN
		bit 13					ł
r							
U-1	U-1	R/P-1	U-1	U-1	U-1	R/P-1	R/P-1
—	—	VCAPEN	—	—	—	WRT	<1:0>
bit 7	-						k
Legend:							
R = Readable	e bit	P = Programma	able bit	U = Unimpleme	ented bit, read as	; '1 '	
'0' = Bit is cle	ared	'1' = Bit is set		-n = Value whe	n blank or after E	Bulk Erase	
bit 13	LVP: Low-Vol 1 = Low-volta 0 = High-volta	tage Programming ge prog <u>ramm</u> ing e ige on MCLR mus	g Enable bit ⁽¹⁾ nabled t be used for pro	gramming			
bit 12	DEBUG: In-C 1 = In-Circuit I 0 = In-Circuit I	ircuit Debugger M Debugger disabled Debugger enabled	ode bit ⁽³⁾ d, ICSPCLK and I, ICSPCLK and	ICSPDAT are ge ICSPDAT are de	eneral purpose I/ dicated to the de	O pins ebugger	
bit 11		Power BOR Enab	la hit				

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

Legend:			
R = Readable	e bit	P = Programmable bit	U = Unimplemented bit, read as '1'
'0' = Bit is cle	ared	'1' = Bit is set	-n = Value when blank or after Bulk Erase
bit 13	LVP: Low-Volt 1 = Low-voltag 0 = High-voltag	age Programming Enable bit ⁽¹⁾ le prog <u>ramm</u> ing enabled ge on MCLR must be used for pr	ogramming
bit 12	DEBUG: In-Ci 1 = In-Circuit I 0 = In-Circuit I	rcuit Debugger Mode bit ⁽³⁾ Debugger disabled, ICSPCLK and Debugger enabled, ICSPCLK and	d ICSPDAT are general purpose I/O pins I ICSPDAT are dedicated to the debugger
bit 11	LPBOR: Low- 1 = Low-Powe 0 = Low-Powe	Power BOR Enable bit r Brown-out Reset is disabled r Brown-out Reset is enabled	
bit 10	BORV: Brown- 1 = Brown-out 0 = Brown-out	-out Reset Voltage Selection bit ⁽⁴ Reset voltage (VBOR), low trip po Reset voltage (VBOR), high trip p) pint selected. point selected.
bit 9	STVREN: Stac 1 = Stack Ove 0 = Stack Ove	ck Overflow/Underflow Reset Ena rflow or Underflow will cause a R rflow or Underflow will not cause	able bit eset a Reset
bit 8	PLLEN: PLL E 1 = 4xPLL ena 0 = 4xPLL disa	Enable bit Ibled abled	
bit 7-6	Unimplement	ed: Read as '1'	
bit 5	VCAPEN: Volt 1 = VCAP funct 0 = VCAP funct	age Regulator Capacitor Enable tionality is disabled on RA6 tionality is enabled on RA6	bit ⁽²⁾
bit 4-2	Unimplement	ed: Read as '1'	
bit 1-0	WRT<1:0>: FI <u>4 kW Flash me</u> 11 = Wr 10 = 00 01 = 00 00 = 00 <u>8 kW Flash me</u> 11 = Wr 10 = 00 01 = 00 00 = 00	ash Memory Self-Write Protectio emory (PIC16(L)F1784 only): rite protection off 0h to 1FFh write-protected, 200h 0h to 7FFh write-protected, 800h 0h to FFFh write-protected, no ar emory (PIC16(L)F1786/7 only): rite protection off 00h to 01FFh write-protected, 02 00h to 0FFFh write-protected, 10 00h to 1FFFh write-protected, no	n bits to FFFh may be modified by EECON control to FFFh may be modified by EECON control ddresses may be modified by EECON control 200h to 1FFFh may be modified by EECON control 000h to 1FFFh may be modified by EECON control o addresses may be modified by EECON control
Note 1: 1 2: N 3: 1	The LVP bit cannot Not implemented of The DEBUG bit in and programmers.	t be programmed to '0' when Pro in "LF" devices. Configuration Words is managed For normal device operation, this	gramming mode is entered via LVP. automatically by device development tools including debuggers s bit should be maintained as a '1'.

4: See VBOR parameter for specific trip point voltages.

bit 8

bit 0

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.4** "Write **Protection**" for more information.

4.3.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 12.5 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16(L)F178X Memory Programming Specification"* (DS41457).

6.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

Figure 6-6 shows the external RC mode connections.



FIGURE 6-6: EXTERNAL RC MODES

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

6.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 6.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Lock Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Lock Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 6-3).
- 2. The **MFINTOSC** (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 6-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

6.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC, 500 kHz MFINTOSC, and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)
- Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

6.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz or 16 MHz HFINTOSC set to use (IRCF<3:0> = 111x).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
 - **Note:** When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the SPLLEN option will not be available.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	94
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	C4IE	C3IE	CCP2IE	95
PIE3	—	_	_	CCP3IE	_	—	_	—	96
PIE4	—	PSMC3TIE	PSMC2TIE	PSMC1TIE	—	PSMC3SIE	PSMC2SIE	PSMC1SIE	97
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	98
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	C4IF	C3IF	CCP2IF	99
PIR3	_	_	_	CCP3IF	_	_	_	_	100
PIR4	_	PSMC3TIF	PSMC2TIF	PSMC1TIF	_	PSMC3SIF	PSMC2SIF	PSMC1SIF	101

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

12.7 Register Definitions: EEPROM and Flash Control

REGISTER 12-1: EEDATL: EEPROM DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit 0
Logond							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	3	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	POR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

REGISTER 12-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			EEDA	\T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-0	EEDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 12-3: EEADRL: EEPROM ADDRESS REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	EEADR<7:0>									
bit 7	bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

REGISTER 12-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				EEADR<14:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for program memory address or EEPROM address

Note 1: Unimplemented, read as '1'.

REGISTER 13-2: APFCON2: ALTERNATE PIN FUNCTION CONTROL 2 REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0		
—	—	—	—	—		—	CCP3SEL		
bit 7							bit 0		
Legend:									
R = Readable bit	t	W = Writable bi	t	U = Unimplemented bit, read as '0'					
u = bit is unchan	ged	x = Bit is unkno	wn	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clear	ed						
bit 7-1	Unimplemente	d: Read as '0'							
bit 0	CCP3SEL: CCF	P3 Input/Output I	Pin Selection bit	t					
	1 = CCP3 is o	n pin RB5							
	PIC16(L)F1786	devices:							
	0 = CCP3	3 is on pin RC6							
PIC16(L)F1784/7 devices:									
	0 = CCP3	3 is on pin RE0							

17.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of a single-ended and differential analog input signals to a 12-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 12-bit binary result via successive approximation and stores

FIGURE 17-1: ADC BLOCK DIAGRAM

the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 17-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



REGISTER 1	7-2: ADC	ON1: ADC CO	NTROL REG	GISTER 1			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		_	ADNREF	ADPRE	EF<1:0>
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	ADFM: ADC 1 = 2's com 0 = Sign-ma	Result Format plement format. agnitude result for	Select bit (see ormat.	e Figure 17-3)			
Dit 0-4	ADC3<2.0> 111 = FRC (c 110 = Fosc/ 101 = Fosc/ 011 = FRC (c 010 = Fosc/ 001 = Fosc/ 001 = Fosc/ 000 = Fosc/	Clock supplied fr 64 16 24 Clock supplied fr 32 8 2	om a dedicate	ed FRC oscillate	or) or)		
bit 3	Unimpleme	nted: Read as '	כ'				
bit 2	ADNREF: A 1 = VREF-i 0 = VREF-i	DC Negative Vo is connected to o is connected to v	Itage Referen external VREF VSS	ce Configurati - pin ⁽¹⁾	on bit		
bit 1-0	ADPREF<1: 11 = VREF+ 10 = Reserv 01 = VREF+ 00 = VREF+	:0>: ADC Positiv is connected int /ed is connected to is connected to	re Voltage Rei ernally to FVF VREF+ pin VDD	ference Config R Buffer 1	juration bits		

Note 1: When selecting the FVR or VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Section 30.0 "Electrical Specifications" for details.

17.4 **ADC Acquisition Requirements**

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 17-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 17-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (4,096 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$
The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

ł

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/8191)$$

= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.000122)
= 1.62\mus

Therefore:

$$TACQ = 2\mu s + 1.62\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.87\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

2: Maximum source impedance feeding the input pin should be considered so that the pin leakage does not cause a voltage divider, thereby limiting the absolute accuracy.

REGISTER 24-31: PSMCxSTR0: PSMC STEERING CONTROL REGISTER 0

bit 1	PxSTRB: PWM Steering PSMCxB Output Enable bit
	If PxMODE<3:0> = 0000 (Single-phase PWM):1 = Single PWM output is active on pin PSMCxOUT10 = Single PWM output is not active on pin PSMCxOUT1. PWM drive is in inactive state
	<u>If PxMODE<3:0> = 0001 (Complementary Single-phase PWM):</u> 1 = Complementary PWM output is active on pin PSMCxB 0 = Complementary PWM output is not active on pin PSMCxB. PWM drive is in inactive state
	IF PxMODE<3:0> = 1100 (3-phase Steering):(1)1 = PSMCxA and PSMCxF are high. PSMCxB, PMSCxC, PSMCxD and PMSCxE are low.0 = 3-phase output combination is not active
bit 0	PxSTRA : PWM Steering PSMCxA Output Enable bit <u>If PxMODE<3:0> = 000x (Single-phase PWM or Complementary PWM)</u> :
	 1 = Single PWM output is active on pin PSMCxA 0 = Single PWM output is not active on pin PSMCxA. PWM drive is in inactive state
	 <u>IF PxMODE<3:0> = 1100 (3-phase Steering):</u>⁽¹⁾ 1 = PSMCxA and PSMCxD are high. PSMCxB, PMSCxC, PSMCxE and PMSCxF are low. 0 = 3-phase output combination is not active

- **Note 1:** In 3-phase Steering mode, only one PSTRx bit should be set at a time. If more than one is set, then the lowest bit number steering combination has precedence.
 - **2:** These bits are not implemented on PSMC2.

25.1 Capture Mode

The Capture mode function described in this section is available and identical for all CCP modules.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 25-1 shows a simplified diagram of the capture operation.

25.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP2 pin function can be moved to alternative pins using the APFCON register. Refer to **Section 13.1 "Alternate Pin Function"** for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 25-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



25.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 22.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

25.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock								
	(Fosc) should not be used in Capture								
	mode. In order for Capture mode to								
	recognize the trigger event on the CCPx								
	pin, Timer1 must be clocked from the								
	instruction clock (Fosc/4) or from an								
	external clock source.								

25.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Equation 25-1 demonstrates the code to perform this function.

EXAMPLE 25-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEI	L CCPxCON	;Set Bank bits to point ;to CCPxCON
CLRF	CCPxCON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value





FIGURE 27-10: SYNCHRONOUS TRANSMISSION

FIGURE 27-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



TABLE 27-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
C2OUTSEL	CC1PSEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	127
ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	347
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	94
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	98
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	346
BRG<7:0>								348
BRG<15:8>							348	
TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	142
EUSART Transmit Data Register								337*
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	345
	Bit 7 C2OUTSEL ABDOVF GIE TMR1GIE SPEN SPEN TRISC7 CSRC	Bit 7Bit 6C2OUTSELCC1PSELABDOVFRCIDLGIEPEIETMR1GIEADIFTMR1GIFADIFSPENRX9TRISC7TRISC6TRSRC4TX9	Bit 7Bit 6Bit 5C2OUTSELCC1PSELSDOSELABDOVFRCIDLImmodelGIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SRENTRISC7TRISC6TRISC5CSRCTX9TXEN	Bit 7Bit 6Bit 5Bit 4C2OUTSELCC1PSELSDOSELSCKSELABDOVFRCIDLJONSELSCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIETXIESPENRX9SRENCRENSPENTRISC6TRISC6SRENTRISC7TRISC6TRISC5TRISC6CSRCTX9SXENSYNC	Bit 7Bit 6Bit 5Bit 4Bit 3C2OUTSEICC1PSEISDOSEISCKSEISDISEIABDOVFRCIDL-SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSP11ETMR1GIFADIFRCIFTXIFSSP11FSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENTRISC7TRISC6TRISC5TRISC4TRISC3CSRCTX9TXENSYNCSENDB	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2C2OUTSELCC1PSELSDOSELSCKSELSDISELTXSELABDOVFRCIDL-SCKPBRG16-GIEPEIETMR0IEINTEIOCIETMR0IFTMR1GIEADIERCIETXIESSP1IECCP1IETMR1GIFADIFRCIFTXIFSSP1IFCCP1IFSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRTRISC7TRISC6TRISC5TRISC4TRISC3TRISC4CSRCTX9TXENSYNCSENDBBRGH	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1C2OUTSELCC1PSELSDOSELSCKSELSDISELTXSELRXSELABDOVFRCIDL-SCKPBRG16-WUEGIEPEIETMROIEINTEIOCIETMROIFINTFTMR1GIEADIERCIETXIESSP1IECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSP1IECCP1IFTMR2IESPENRX9SRENCRENADDENFERROERRBRGYSRENCRENADDENFERROERRTISC7TRISC6TRISC5TRISC4TRISC5TRISC4TRISC5TRISC4CSRC4TX9SYNCSENDBBRGHTRM1	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0C2OUTSELCC1PSELSDOSELSCKSELSDISELTXSELRXSELCCP2SELABDOVFRCIDL-SCKPBRG16-WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTEIOCIFTMR1GIEADIERCIETXIESSP1IECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSP1IFCCP1IFTMR2IETMR1IESPENRX9SRENCRENADDENFERROERRRX9DSPENRX9SRENCRENADDENFERROERRRX9DTRISC7TRISC6TRISC5TRISC4TRISC3TRISC4TRISC4TRISC4TRISC4CSRCTX9TXENSYNCSENDBBRGHTRMTTX9D

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.

* Page provides register information.

 $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$

 $0 \rightarrow \text{dest} < 7 >$

 $(f<0>) \rightarrow C,$

C, Z

0-

 $(f<7:1>) \rightarrow dest<6:0>,$

The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is

stored back in register 'f'.

register f

Х

LSLF	Logical Left Shift	MOVF	Move f		
Syntax:	[label]LSLF f{.d}	Syntax:	[<i>label</i>] MOVF f,d		
Operands:	$0 \le f \le 127$ $d \in [0.1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$		
oporation	(f<6:0>) → dest<7:1>	Status Affected:	Z		
	$0 \rightarrow \text{dest} < 0 >$	Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
Status Affected:	C, Z				
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'				
		Words:	1		
	X register f	Cycles:	1		
		Example:	movf fsr, 0		
LSRF	Logical Right Shift		After Instruction W = value in FSR register		
Syntax:	[<i>label</i>]LSRF f{,d}		Z = 1		

Operands:

Operation:

Status Affected: Description:

PIC16LF	1784/6/7	Standard	d Operati	ng Condit	ions (un	less otherwise stated)	
PIC16F1784/6/7							
Param	Device	Min	Turch	Max	Unite		Conditions
No.	Characteristics	win.	турт	wax.	Units	Vdd	Note
D009	LDO Regulator	_	75	—	μA		High Power mode, normal operation
		—	15	—	μA	_	Sleep VREGCON<1> = 0
		—	0.3	—	μA	_	Sleep VREGCON<1> = 1
D010		_	8	20	μA	1.8	Fosc = 32 kHz
		_	12	24	μA	3.0	LP Oscillator mode (Note 4), -40°C \leq TA \leq +85°C
D010		_	18	63	μA	2.3	Fosc = 32 kHz
		—	20	74	μA	3.0	LP Oscillator mode (Note 4, 5), 40° C \leq Ta $\leq 185^{\circ}$ C
		—	22	79	μA	5.0	$-40 C \le 1A \le +85 C$
D012			160	650	μA	1.8	Fosc = 4 MHz
		—	320	1000	μA	3.0	XT Oscillator mode
D012		—	260	700	μA	2.3	Fosc = 4 MHz
		—	330	1100	μA	3.0	XT Oscillator mode (Note 5)
			380	1300	μA	5.0	

TABLE 30-2: SUPPLY VOLTAGE (IDD)^(1,2)

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 μ F capacitor on VCAP.

6: 8 MHz crystal oscillator with 4x PLL enabled.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 31-91: ADC 12-bit Mode, Single-Ended DNL, VDD = 3.0V, $TAD = 1 \ \mu$ S.



FIGURE 31-92: ADC 12-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = $1 \mu S$.



FIGURE 31-93: ADC 12-bit Mode, Single-Ended DNL, VDD = 5.5V, TAD = 1 μ S, 25°C.



FIGURE 31-94: ADC 12-bit Mode, Single-Ended DNL, VDD = 5.5V, TAD = 4μ S, 25°C.



FIGURE 31-95: ADC 12-bit Mode, Single-Ended INL, VDD = 5.5V, TAD = 1 μ S, 25°C.



FIGURE 31-96: ADC 12-bit Mode, Single-Ended INL, VDD = 5.5V, TAD = 4 μ S, 25°C.

40-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 5x5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Ν		S	
Dimensior	MIN	NOM	MAX	
Contact Pitch		0.40 BSC		
Optional Center Pad Width	W2			3.80
Optional Center Pad Length	T2			3.80
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X40)	X1			0.20
Contact Pad Length (X40)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2156B

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support