



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1786-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW

The PIC16(L)F1784/6/7 are described within this data sheet. The block diagram of these devices are shown in Figure 1-1. The available peripherals are shown in Table 1-1, and the pin out descriptions are shown in Table 1-2.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY
--------------------------------------

Peripheral	PIC16(L)F1782	PIC16(L)F1783	PIC16(L)F1784	PIC16(L)F1786	PIC16(L)F1787	PIC16(L)F1788	PIC16(L)F1789	
Analog-to-Digital Converter (AD	•	•	•	٠	٠	•	•	
Fixed Voltage Reference (FVR)		•	•	•	٠	•	•	•
Reference Clock Module	•	•	•	٠	٠	•	•	
Temperature Indicator		•	•	•	٠	٠	•	•
Capture/Compare/PWM (CCP/E	CCP) Modules							
	CCP1	•	•	•	٠	٠	•	•
	CCP2	•	•	•	٠	٠	•	•
	CCP3			•	٠	٠	•	•
Comparators								
	C1	•	•	•	٠	٠	•	•
	C2	•	•	•	٠	٠	•	•
	C3	•	•	•	٠	•	•	•
	C4			٠	٠	٠	•	•
Digital-to-Analog Converter (DA	C)							
	(8-bit DAC) D1	•	•	•	٠	٠	•	•
	(5-bit DAC) D2							•
	(5-bit DAC) D3							•
	(5-bit DAC) D4							•
Enhanced Universal Synchronous	s/Asynchronous F	Receiver/	Transmi	tter (EUS	SART)			
	EUSART	•	•	٠	٠	٠	•	•
Master Synchronous Serial Ports	6							
	MSSP	•	•	•	٠	٠	•	•
Op Amp	•							
	Op Amp 1	•	•	•	٠	٠	•	•
	Op Amp 2	•	•	•	•	•	•	•
	Op Amp 3			•		٠		•
Programmable Switch Mode Con	ntroller (PSMC)							
	PSMC1	•	•	•	٠	•	•	•
	PSMC2	•	•	•	•	•	•	•
	PSMC3			•	٠	٠	•	•
	PSMC4						•	•
Timers	•							
	Timer0	•	•	•	٠	٠	•	•
	Timer1	•	•	•	٠	٠	•	•
	Timer2	•	•	•	•	•	•	•

#### 3.3.1 SPECIAL FUNCTION REGISTER

The Special Function Registers (SFR) are registers used by the application to control the desired operation of peripheral functions in the device. The SFR occupies the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of each peripheral are described in the corresponding peripheral chapters of this data sheet.

#### 3.3.2 GENERAL PURPOSE RAM

There are up to 80 bytes of General Purpose Registers (GPR) in each data memory bank. The GPR occupies the space immediately after the SFR of selected data memory banks. The number of banks selected depends on the total amount of GPR space available in the device.


#### 3.3.2.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

#### 3.3.3 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### FIGURE 3-3: BANKED MEMORY PARTITIONING



#### 5.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 5.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

### 5.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 5-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 5-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	х	Х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
1.0		Awake	Active	Weite for BOD ready (BODDDV = 1)
10	Х	Sleep	Disabled	Waits for BOR ready (BORRDY = 1)
0.1	1	х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
01	0	х	Disabled	Regine immediately (RORDDY =)
00	Х	х	Disabled	Begins immediately (BORRDY = $x$ )

#### TABLE 5-1:BOR OPERATING MODES

Note 1: In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

#### 5.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 5.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

#### 5.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

### 9.3 Register Definitions: Voltage Regulator Control

#### REGISTER 9-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
	_	_	_	_	_	VREGPM	Reserved
bit 7		·					bit 0
Legend:							
R – Roodabla bit		M = M/ritable	hit	II – Unimplor	monted hit read		

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep<sup>(2)</sup>
   Draws lowest current in Sleep, slower wake-up
- Normal-Power mode enabled in Sleep<sup>(2)</sup>
   Draws higher current in Sleep, faster wake-up
- bit 0 Reserved: Read as '1'. Maintain this bit set.

Note 1: "F" devices only.

2: See Section 30.0 "Electrical Specifications".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	RAIF	93		
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	159		
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	158		
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	158		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	94		
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	C4IE	C3IE	CCP2IE	95		
PIE3	_	—	_	CCP3IE	_	—	_	—	96		
PIE4	_	PSMC3TIE	PSMC2TIE	PSMC1TIE	_	PSMC3SIE	PSMC2SIE	PSMC1SIE	97		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94		
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	C4IF	C3IF	CCP2IF	99		
PIR3	_	—		CCP3IF	_	—		—	100		
PIR4	_	PSMC3TIF	PSMC2TIF	PSMC1TIF	—	PSMC3SIF	PSMC2SIF	PSMC1SIF	101		
STATUS	—	—	_	TO	PD	Z	DC	С	27		
VREGCON	—	—	—	—	—	—	VREGPM	Reserved	106		
WDTCON	_	—		١	WDTPS<4:0>	>		SWDTEN	110		
Logondu	- unimplemented leastion, read as '0'. Shaded calls are not used in Dewar Down mode										

#### TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.

	•••								
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<3:0>		—	SCS	82	
STATUS	—	_	—	TO	PD	Z	DC	С	27
WDTCON	—	—	WDTPS<4:0>					SWDTEN	110

### TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

#### TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		CPD	54
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		FOSC<2:0>			54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

# 12.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 12-7) to the desired value to be written. Example 12-7 shows how to verify a write to EEPROM.

#### EXAMPLE 12-7: EEPROM WRITE VERIFY

BANKSEI	l eedatl	;
MOVF	EEDATL, W	;EEDATL not changed
		;from previous write
BSF	EECON1, R	) ;YES, Read the
		;value written
XORWF	EEDATL, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue
1		

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0				
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD				
bit 7							bit C				
Logondi											
Legend: R = Readable	hit	W = Writable	hit	II – Unimploy	nonted hit rea	d oo 'O'					
S = Bit can or		x = Bit is unk		•	nented bit, read	R/Value at all o	ther Beesta				
'1' = Bit is set							Inel Resels				
		'0' = Bit is cle			eared by hardv	Vale					
bit 7	EEPGD: Flas	sh Program/Da	ta EEPROM M	emory Select	bit						
		s program spa s data EEPRO	ce Flash memo M memory	ory							
bit 6	CFGS: Flash	Program/Data	EEPROM or C	Configuration S	Select bit						
		•	n, User ID and I	•							
			m or data EEPI	ROM memory							
bit 5		Write Latches	•								
					EPGD = 1 (prog						
		next WR con ated.	imand does no	ot initiate a w	rite; only the p	program memoi	ry latches are				
			nand writes a v	alue from EEI	DATH:EEDATL	into program m	emory latches				
					program memo		2				
	<u> If CFGS = 0 a</u>	and EEPGD = (	<u>):</u> (Accessing d	ata EEPROM	)						
					e to the data El	EPROM.					
bit 4	FREE: Progr	FREE: Program Flash Erase Enable bit									
		-			EPGD = 1 (prog						
			operation on t	he next WR c	ommand (clear	ed by hardware	after comple				
		of erase). forms a write o	peration on the	next WR com	mand						
					inana.						
			<u>):</u> (Accessing d								
	•			will initiate bot	h a erase cycle	and a write cyc	cle.				
bit 3		PROM Error F	•								
		1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).									
			operation comp								
bit 2	WREN: Prog	ram/Erase Ena	able bit								
		rogram/erase o									
	0 = Inhibits p	programming/e	rasing of progra	am Flash and	data EEPROM						
bit 1	WR: Write Co										
					/erase operatio		malata				
			set (not cleare			operation is co	mpiete.				
					OM is complet	e and inactive.					
bit 0	RD: Read Co	ontrol bit									
	1 = Initiates	an program F	lash or data E	EPROM read	d. Read takes	one cycle. RD	is cleared in				
			an only be set ram Flash or d								

### REGISTER 12-5: EECON1: EEPROM CONTROL 1 REGISTER

ADC Clock Period (TAD)			Device Frequency (Fosc)				
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs
Fosc/4	100	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs <sup>(2)</sup>	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <b><sup>(3)</sup></b>
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>
Frc	x11	1.0-6.0 μs <sup>(1,4)</sup>					


Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.6  $\mu$ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.





# 21.2 Register Definitions: Option Register

# REGISTER 21-1: OPTION\_REG: OPTION REGISTER

Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Res         1' = Bit is set       '0' = Bit is cleared         bit 7       WPUEN: Weak Pull-Up Enable bit         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on rising edge of INT pin         0 = Interrupt on Clock Source Select bit         1 = Transition on T0CKI pin         0 = Interrupt on Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to t	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Res         1' = Bit is set       '0' = Bit is cleared       -n/n = Value at POR and BOR/Value at all other Res         bit 7       WPUEN:       Weak Pull-Up Enable bit       -         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)       0 = weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit       -         1 = Interrupt on rising edge of INT pin       0 = Interrupt on falling edge of INT pin         0 = Interrupt on falling edge of INT pin       0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)       -         bit 4       TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin       0 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin       0 = Increment on low-to-high transition on TOCKI pin         bit 3       PSA: Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module       0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module       0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 Rate       Bit Value	VPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>	
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Res         1' = Bit is set       '0' = Bit is cleared         Dit 7       WPUEN: Weak Pull-Up Enable bit         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         Dit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)         Dit 4         TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on signed to the Timer0 module         0 = Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value       Timer0 Rate	,							bit (
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Res         1' = Bit is set       '0' = Bit is cleared         bit 7       WPUEN: Weak Pull-Up Enable bit         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4         TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on now-to-high transition on T0CKI pin         0 = Increment on signed to the Timer0 module         0 = Prescaler Assignment bit         1 = Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value         Bit Value	end:							
u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Res         1' = Bit is set       '0' = Bit is cleared       -n/n = Value at POR and BOR/Value at all other Res         bit 7       WPUEN:       Weak Pull-Up Enable bit       -         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)       0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit       1 = Interrupt on rising edge of INT pin         0 = Interrupt on rising edge of INT pin       0 = Interrupt on falling edge of INT pin         0 = Interrupt on TOCKI pin       0 = Internal instruction cycle clock (Fosc/4)         bit 4       TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin       0 = Increment on high-to-low transition on TOCKI pin         bit 3       PSA: Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module       0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module       0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module       0 = Prescaler is assigned to the Timer0 module		pit V	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
1' = Bit is set       '0' = Bit is cleared         bit 7       WPUEN: Weak Pull-Up Enable bit         1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4         TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on signed to the Timer0 module         0 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module	Bit is uncha	inged	x = Bit is unkr	iown	-n/n = Value a	at POR and BC	R/Value at all c	other Resets
1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on falling edge of INT pin         bit 5       TMROCS: Timer0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4       TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value       Timer0 Rate		-	'0' = Bit is clea	ared				
1 = All weak pull-ups are disabled (except MCLR, if it is enabled)         0 = Weak pull-ups are enabled by individual WPUx latch values         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on falling edge of INT pin         0 = Interrupt on falling edge of INT pin         bit 5       TMROCS: Timer0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4       TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value       Timer0 Rate								
<ul> <li>0 = Weak pull-ups are enabled by individual WPUx latch values</li> <li>bit 6 INTEDG: Interrupt Edge Select bit         <ol> <li>1 = Interrupt on rising edge of INT pin</li> <li>0 = Interrupt on falling edge of INT pin</li> <li>0 = Interrupt on falling edge of INT pin</li> <li>0 = Interrupt on TOCKI pin</li> <li>0 = Internal instruction cycle clock (Fosc/4)</li> </ol> </li> <li>bit 4 TMROSE: Timer0 Source Edge Select bit         <ol> <li>1 = Increment on high-to-low transition on TOCKI pin</li> <li>0 = Increment on low-to-high transition on TOCKI pin</li> <li>0 = Increment on low-to-high transition on TOCKI pin</li> <li>0 = Prescaler is not assigned to the Timer0 module</li> <li>0 = Prescaler Rate Select bits</li> <li>Bit Value Timer0 Rate</li> </ol> </li> </ul>	,							
bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         bit 5       TMROCS: Timer0 Clock Source Select bit         1 = Transition on T0CKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4       TMROSE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value       Timer0 Rate				· · ·		,		
1 = Interrupt on rising edge of INT pin         0 = Interrupt on falling edge of INT pin         bit 5         TMR0CS: Timer0 Clock Source Select bit         1 = Transition on T0CKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4         TMR0SE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         0 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value       Timer0 Rate		-	•	•	al WPUx latch	values		
<ul> <li>0 = Interrupt on falling edge of INT pin</li> <li>bit 5 TMR0CS: Timer0 Clock Source Select bit         <ol> <li>1 = Transition on T0CKI pin</li> <li>0 = Internal instruction cycle clock (Fosc/4)</li> </ol> </li> <li>bit 4 TMR0SE: Timer0 Source Edge Select bit         <ol> <li>1 = Increment on high-to-low transition on T0CKI pin</li> <li>0 = Increment on low-to-high transition on T0CKI pin</li> <li>0 = Increment is not assigned to the Timer0 module</li> <li>0 = Prescaler is assigned to the Timer0 module</li> <li>0 = Prescaler Rate Select bits</li> </ol> </li> </ul>	i							
bit 5 <b>TMROCS</b> : Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) bit 4 <b>TMROSE</b> : Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin bit 3 <b>PSA</b> : Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits <u>Bit Value</u> Timer0 Rate								
1 = Transition on T0CKI pin         0 = Internal instruction cycle clock (Fosc/4)         bit 4         TMR0SE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         bit 3       PSA: Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         0 = Prescaler Rate Select bits         Bit Value         Timer0 Rate	:		•••	-				
0 = Internal instruction cycle clock (Fosc/4)         bit 4       TMR0SE: Timer0 Source Edge Select bit         1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         bit 3       PSA: Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         bit 2-0       PS<2:0>: Prescaler Rate Select bits         Bit Value       Timer0 Rate	)							
1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         bit 3 <b>PSA:</b> Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits         Bit Value       Timer0 Rate			•	clock (Fosc/4	+)			
1 = Increment on high-to-low transition on T0CKI pin         0 = Increment on low-to-high transition on T0CKI pin         bit 3 <b>PSA:</b> Prescaler Assignment bit         1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits         Bit Value       Timer0 Rate	Ļ	TMR0SE: Time	er0 Source Ec	lae Select bit	,			
bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS<2:0>: Prescaler Rate Select bits Bit Value Timer0 Rate				•	T0CKI pin			
1 = Prescaler is not assigned to the Timer0 module         0 = Prescaler is assigned to the Timer0 module         bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits         Bit Value       Timer0 Rate		0 = Increment of	on low-to-high	n transition on	T0CKI pin			
0 = Prescaler is assigned to the Timer0 module bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits <u>Bit Value</u> Timer0 Rate	5	PSA: Prescale	r Assignment	bit				
bit 2-0 <b>PS&lt;2:0&gt;:</b> Prescaler Rate Select bits           Bit Value         Timer0 Rate           Bit Value         Timer0 Rate		6						
Bit Value Timer0 Rate			•		odule			
	:-0	PS<2:0>: Pres	caler Rate Se	lect bits				
		Bit Va	alue Timer0	Rate				
000 1:2		0.0	0 1:2					
001 1:4 010 1:8								
011 1:16			-	6				
100 <b>1</b> :32		10						
101 1:64								
110 <b>1</b> :128 111 <b>1</b> :256								

#### TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	93
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		198
TMR0	Timer0 Mo	Timer0 Module Register				196*			
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	131

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

# 22.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

### 22.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{\text{T1SYNC}}$  bit setting.

#### 22.9 CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Auto-conversion Trigger.

For more information, see Section 25.0 "Capture/Compare/PWM Modules".

### 22.10 CCP Auto-Conversion Trigger


When any of the CCP's are configured to trigger a auto-conversion, the trigger will clear the TMR1H:TMR1L register pair. This auto-conversion does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Auto-conversion Trigger. Asynchronous operation of Timer1 can cause a Auto-conversion Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Auto-conversion Trigger from the CCP, the write will take precedence.

For more information, see **Section 25.2.4** "Auto-Conversion Trigger".



#### FIGURE 22-2: TIMER1 INCREMENTING EDGE

#### 24.3.6 PUSH-PULL PWM WITH FOUR FULL-BRIDGE AND COMPLEMENTARY OUTPUTS

The push-pull PWM is used to drive transistor bridge circuits as well as synchronous switches on the secondary side of the bridge. It uses six outputs and generates PWM signals with dead band that alternate between the six outputs in even and odd cycles.

24.3.6.1 Mode Features and Controls

- Dead-band control is available
- · No steering control available
- Primary PWM is output on the following four pins:
  - PSMCxA
  - PSMCxB
  - PSMCxC
  - PSMCxD
- Complementary PWM is output on the following two pins:
  - PSMCxE
  - PSMCxF

Note: PSMCxA and PSMCxC are identical waveforms, and PSMCxB and PSMCxD are identical waveforms.

# 24.3.6.2 Waveform Generation

Push-pull waveforms generate alternating outputs on two sets of pin. Therefore, there are two sets of rising edge events and two sets of falling edge events

Odd numbered period rising edge event:

- · PSMCxE is set inactive
- Dead-band rising is activated (if enabled)
- PSMCxA and PSMCxC are set active

Odd numbered period falling edge event:

- PSMCxA and PSMCxC are set inactive
- Dead-band falling is activated (if enabled)
- PSMCxE is set active

Even numbered period rising edge event:

- PSMCxF is set inactive
- · Dead-band rising is activated (if enabled)
- PSMCxB and PSMCxD are set active

Even numbered period falling edge event:

- PSMCxB and PSMCxOUT3 are set inactive
- Dead-band falling is activated (if enabled)
- · PSMCxF is set active

#### FIGURE 24-9: PUSH-PULL 4 FULL-BRIDGE AND COMPLEMENTARY PWM

PWM Period Number	11	2	3
Period Event			
Rising Edge Event			
Falling Edge Event			
→ PSMCxA			
PSMCxC			
PSMCxE	→ <del>-</del> Falling Ed	ge Dead Band Falling Ed	ge Dead Band✦
PSMCxB			
PSMCxD			
PSMCxF	-	-► Illing Edg -Rising Edge Dead Band	ge Dead Band

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 25-4).

#### 25.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 25-4.

#### EQUATION 25-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits


Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.


PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 25-2:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)
-------------	--

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5








#### FIGURE 26-8: SLAVE SELECT SYNCHRONOUS WAVEFORM





#### 26.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 26.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 26.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 26.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF and reset the I<sup>2</sup>C port to its Idle state (Figure 26-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSP1IF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

#### 26.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- SDA or SCL are sampled low at the beginning of the Start condition (Figure 26-32).
- b) SCL is sampled low before SDA is asserted low (Figure 26-33).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- · the BCL1IF flag is set and
- · the MSSP module is reset to its Idle state (Figure 26-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 26-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



#### FIGURE 26-33: **BUS COLLISION DURING START CONDITION (SDA ONLY)**

#### 27.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

#### 27.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 27.1.2.7** "Address **Detection**" for more information on the address mode.

- 27.1.1.7 Asynchronous Transmission Set-up:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 27.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



#### FIGURE 27-3: ASYNCHRONOUS TRANSMISSION

#### 27.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 27-6). While the ABD sequence takes place, the EUSART state machine is held in idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 27-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 27-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 27.4.3 "Auto-Wake-up on Break").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

#### TABLE 27-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

#### 0000h XXXXh 001Ch **BRG** Value Edge #5 Edge #1 Edge #2 Edge #3 Edge #4 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 RX pin Start Stop bit Auto Cleared Set by User ABDEN bit RCIDL RCIF bit (Interrupt) Read RCREG SPBRGL XXh 1Ch XXh 00h SPBRGH Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

#### FIGURE 27-6: AUTOMATIC BAUD RATE CALIBRATION

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine			
Syntax:	[label] RETURN			
Operands:	None			
Operation:	$TOS \rightarrow PC$			
Status Affected:	None			
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.			

RETLW	Return with literal in W					
Syntax:	[ <i>label</i> ] RETLW k	RLF	Rotate Left f through Carry			
Operands:	$0 \le k \le 255$	Syntax:	[ label ]		RLF	f,d
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operands:	$0 \le f \le 1$ $d \in [0,1]$			
Status Affected:	None	Operation:	See description below			
Description:	The W register is loaded with the	Status Affected:	С			
	8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register.			
Words:	1		If 'd' is '1', the result is stored			
Cycles:	2		back in register 'f'.			
Example:	CALL TABLE;W contains		<b>-</b>		Regis	
·	table	Words:	1			
	<pre>;offset value ,W now has table value</pre>	Cycles:	1			
TABLE	• , w now has cable value	Example:	RLF	REG1,	0	
	•	Example.	Before Instruction			
	ADDWF PC ;W = offset RETLW kl ;Begin table RETLW k2 ;		Belore I	REG1 0110	=	1110
	•			С	=	0
	•		After Instruction			
	RETLW kn ; End of table			REG1 0110	=	1110
	Defense la stancetica			W	=	1100
	Before Instruction W = 0x07			1100 ~		-
	After Instruction W = value of k8			C	=	1

# 31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


Unless otherwise noted, all graphs apply to both the F and LF devices.


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum", "Max.", "Minimum" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.

## 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е	1.27 BSC				
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2