

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | HC08  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | LVD, POR, PWM   |
| Number of I/O              | 5   |
| Program Memory Size        | 1.5KB (1.5K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Through Hole  |
| Package / Case             | 8-DIP (0.300", 7.62mm)  |
| Supplier Device Package    | 8-PDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908qt1vpe |



# **Revision History (Sheet 2 of 3)**

| Date             | Revision<br>Level | Description  |         |  |  |
|------------------|-------------------|--|---------|--|--|
|                  |                   | Reformatted to meet latest M68HC08 documentation standards   | N/A     |  |  |
|                  |                   | Figure 1-1. Block Diagram — Diagram redrawn to include keyboard interrupt module and TCLK pin designator.  | 20      |  |  |
|                  |                   | Figure 1-2. MCU Pin Assignments — Added TCLK pin designator.   | 21      |  |  |
|                  |                   | Table 1-2. Pin Functions — Added TCLK pin description.   | 22      |  |  |
| August,<br>2003  |                   | Table 1-3. Function Priority in Shared Pins — Revised table for clarity and to add TCLK.   | 23      |  |  |
|                  |                   | Figure 2-1. Memory Map — Corrected names for the IRQ status and control register (INTSCR) bits 3–0.  | 26      |  |  |
|                  | 1.0               | 3.7.3 ADC Input Clock Register — Clarified bit description for the ADC clock prescaler bits.   | 47      |  |  |
|                  |                   | 4.3 Functional Description — Updated periodic wakeup request values.   | 51      |  |  |
|                  |                   | Figure 6-1. COP Block Diagram — Reworked for clarity   | 59      |  |  |
|                  |                   | Chapter 8 External Interrupt (IRQ) — Corrected bit names for MODE, IRQF, ACK, and IMASK  | 77–79   |  |  |
|                  |                   | Chapter 14 Timer Interface Module (TIM) — Added TCLK function.   | 131–139 |  |  |
|                  |                   | 15.3 Monitor Module (MON) — Updated with additional data.  | 147     |  |  |
|                  |                   | Chapter 16 Electrical Specifications — Updated with additional data.   | 169–173 |  |  |
|                  |                   | Figure 2-2. Control, Status, and Data Registers — Deleted unimplemented areas from \$FFB0_\$FFBD and \$FFC2_\$FFCF as they are actually available. Also corrected \$FFBF designation from unimplemented to reserved. | 27      |  |  |
|                  |                   | Figure 6-1. COP Block Diagram — Reworked for clarity   | 59      |  |  |
|                  |                   | 6.3.2 STOP Instruction — Added subsection  | 60      |  |  |
|                  |                   | 13.4.2 Active Resets from Internal Sources — Reworked notes for clarity.   | 111     |  |  |
| October,<br>2003 | 2.0               | Table 13-2. Reset Recovery Timing — Replaced previous table with new information.  | 112     |  |  |
|                  |                   | Chapter 14 Timer Interface Module (TIM) — Updated with additional data.  | 131     |  |  |
|                  |                   | Figure 15-3. Break I/O Register Summary — Corrected bit designators for the BRKAR register   | 143     |  |  |
|                  |                   | 15.3 Monitor Module (MON) — Clarified seventh bullet.  | 147     |  |  |
|                  |                   | Table 17-1. MC Order Numbers — Corrected temperature and package designators.  | 175     |  |  |
| January,         | 3.0               | Figure 2-2. Control, Status, and Data Registers — Corrected reset state for the FLASH Block Protect Register at address location \$FFBE and the Internal Oscillator Trim Value at \$FFC0.                            | 32      |  |  |
| 2004             |                   | Figure 2-5. FLASH Block Protect Register (FLBPR) — Restated reset state for clarity.   | 38      |  |  |



# Memory

| \$0000<br>↓      | I/O REGISTERS  |   |                                |  |  |  |   |  |  |  |  |
|------------------|--|---|--------------------------------|--|--|--|---|--|--|--|--|
| \$003F           | 64 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$0040           | RESERVED <sup>(1)</sup>  | Note 1.   |                                |  |  |  |   |  |  |  |  |
| ↓<br>\$007F      | 64 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$0071           |  | Attempts to execute code from addresses in this |                                |  |  |  |   |  |  |  |  |
| $\downarrow$     | RAM<br>128 BYTES   | range will generate an illegal address reset.   |                                |  |  |  | range will generate an illegal address reset. |  |  |  |  |
| \$00FF           | 120 811120   |   |                                |  |  |  |   |  |  |  |  |
| \$0100           | UNIMPLEMENTED <sup>(1)</sup>   |   |                                |  |  |  |   |  |  |  |  |
| \$27FF           | 9984 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$2800           | AUXILIARY ROM  | 1   |                                |  |  |  |   |  |  |  |  |
| ↓<br>\$2DFF      | 1536 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$2E00           |  |   | \$2E00                         |  |  |  |   |  |  |  |  |
| , <b>\</b>       | UNIMPLEMENTED <sup>(1)</sup><br>49152 BYTES                                  |   | UNIMPLEMENTED                  |  |  |  |   |  |  |  |  |
| \$EDFF           | 40 102 BT 1E0  |   | 51712 BYTES                    |  |  |  |   |  |  |  |  |
| \$EE00           | FLASH MEMORY   |   | \$F7FF                         |  |  |  |   |  |  |  |  |
| ↓<br>↓           | MC68HC908QT4 AND MC68HC908QY4  |   | FLASH MEMORY \$F800            |  |  |  |   |  |  |  |  |
| \$FDFF           | 4096 BYTES   |   | 1536 BYTES \$FDFF              |  |  |  |   |  |  |  |  |
| \$FE00           | BREAK STATUS REGISTER (BSR)  | 1   | MC68HC908QT1, MC68HC908QT2,    |  |  |  |   |  |  |  |  |
| \$FE01           | RESET STATUS REGISTER (SRSR)   | 1   | MC68HC908QY1, and MC68HC908QY2 |  |  |  |   |  |  |  |  |
| \$FE02           | BREAK AUXILIARY REGISTER (BRKAR)   |   | Memory Map                     |  |  |  |   |  |  |  |  |
| \$FE03           | BREAK FLAG CONTROL REGISTER (BFCR)   |   |                                |  |  |  |   |  |  |  |  |
| \$FE04           | INTERRUPT STATUS REGISTER 1 (INT1)   |   |                                |  |  |  |   |  |  |  |  |
| \$FE05           | INTERRUPT STATUS REGISTER 2 (INT2)   |   |                                |  |  |  |   |  |  |  |  |
| \$FE06           | INTERRUPT STATUS REGISTER 3 (INT3)   |   |                                |  |  |  |   |  |  |  |  |
| \$FE07           | RESERVED FOR FLASH TEST CONTROL REGISTER (FLTCR)                             |   |                                |  |  |  |   |  |  |  |  |
| \$FE08           | FLASH CONTROL REGISTER (FLCR)  |   |                                |  |  |  |   |  |  |  |  |
| \$FE09<br>\$FE0A | BREAK ADDRESS HIGH REGISTER (BRKH)   | _   |                                |  |  |  |   |  |  |  |  |
| \$FE0B           | BREAK ADDRESS LOW REGISTER (BRKL) BREAK STATUS AND CONTROL REGISTER (BRKSCR) |   |                                |  |  |  |   |  |  |  |  |
| \$FE0C           | LVISR  |   |                                |  |  |  |   |  |  |  |  |
| \$FE0D           | ·  |   |                                |  |  |  |   |  |  |  |  |
| · ↓              | RESERVED FOR FLASH TEST<br>3 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$FE0F           | 0.81120  |   |                                |  |  |  |   |  |  |  |  |
| \$FE10           | MONITOR ROM 416 BYTES  |   |                                |  |  |  |   |  |  |  |  |
| \$FFAF           | MONTO ITTO MATO BITES  |   |                                |  |  |  |   |  |  |  |  |
| \$FFB0           | FLASH  |   |                                |  |  |  |   |  |  |  |  |
| ↓<br>\$FFBD      | 14 BYTES   |   |                                |  |  |  |   |  |  |  |  |
| \$FFBE           | FLASH BLOCK PROTECT REGISTER (FLBPR)   | _   |                                |  |  |  |   |  |  |  |  |
| \$FFBF           | RESERVED FLASH   |   |                                |  |  |  |   |  |  |  |  |
| \$FFC0           | INTERNAL OSCILLATOR TRIM VALUE (VDD = 5.0 V)                                 |   |                                |  |  |  |   |  |  |  |  |
| \$FFC1           | INTERNAL OSCILLATOR TRIM VALUE (VDD = 3.0 V)                                 | 1   |                                |  |  |  |   |  |  |  |  |
| \$FFC2           | , ,  | †   |                                |  |  |  |   |  |  |  |  |
| $\downarrow$     | FLASH<br>14 BYTES  |   |                                |  |  |  |   |  |  |  |  |
| \$FFCF           |  | _   |                                |  |  |  |   |  |  |  |  |
| \$FFD0<br>↓      | USER VECTORS   |   |                                |  |  |  |   |  |  |  |  |
| \$FFFF           | 48 BYTES   |   |                                |  |  |  |   |  |  |  |  |

Figure 2-1. Memory Map

MC68HC908QY/QT Family Data Sheet, Rev. 6



# 2.6 FLASH Memory (FLASH)

This subsection describes the operation of the embedded FLASH memory. The FLASH memory can be read, programmed, and erased from a single external supply. The program and erase operations are enabled through the use of an internal charge pump.

The FLASH memory consists of an array of 4096 or 1536 bytes with an additional 48 bytes for user vectors. The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the FLASH control register (FLCR). Details for these operations appear later in this section. The address ranges for the user memory and vectors are:

- \$EE00 \$FDFF; user memory, 4096 bytes: MC68HC908QY4 and MC68HC908QT4
- \$F800 \$FDFF; user memory, 1536 bytes: MC68HC908QY2, MC68HC908QT2, MC68HC908QY1 and MC68HC908QT1
- \$FFD0 \$FFFF; user interrupt vectors, 48 bytes.

#### NOTE

An erased bit reads as a 1 and a programmed bit reads as a 0. A security feature prevents viewing of the FLASH contents.<sup>(1)</sup>

# 2.6.1 FLASH Control Register

The FLASH control register (FLCR) controls FLASH program and erase operations.




Figure 2-3. FLASH Control Register (FLCR)

# **HVEN** — High Voltage Enable Bit

This read/write bit enables high voltage from the charge pump to the memory for either program or erase operation. It can only be set if either PGM =1 or ERASE =1 and the proper sequence for program or erase is followed.

- 1 = High voltage enabled to array and charge pump on
- 0 = High voltage disabled to array and charge pump off

# MASS — Mass Erase Control Bit

This read/write bit configures the memory for mass erase operation.

- 1 = Mass erase operation selected
- 0 = Mass erase operation unselected

MC68HC908QY/QT Family Data Sheet, Rev. 6

<sup>1.</sup> No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.






Figure 2-4. FLASH Programming Flowchart

MC68HC908QY/QT Family Data Sheet, Rev. 6



#### 2.6.7 Wait Mode

Putting the MCU into wait mode while the FLASH is in read mode does not affect the operation of the FLASH memory directly, but there will not be any memory activity since the CPU is inactive.

The WAIT instruction should not be executed while performing a program or erase operation on the FLASH, or the operation will discontinue and the FLASH will be on standby mode.

# 2.6.8 Stop Mode

Putting the MCU into stop mode while the FLASH is in read mode does not affect the operation of the FLASH memory directly, but there will not be any memory activity since the CPU is inactive.

The STOP instruction should not be executed while performing a program or erase operation on the FLASH, or the operation will discontinue and the FLASH will be on standby mode

#### NOTE

Standby mode is the power-saving mode of the FLASH module in which all internal control signals to the FLASH are inactive and the current consumption of the FLASH is at a minimum.



#### **Configuration Register (CONFIG)**

# IRQPUD — IRQ Pin Pullup Control Bit

- 1 = Internal pullup is disconnected
- $0 = Internal pullup is connected between <math>\overline{IRQ}$  pin and  $V_{DD}$

#### IRQEN — IRQ Pin Function Selection Bit

- 1 = Interrupt request function active in pin
- 0 = Interrupt request function inactive in pin

# OSCOPT1 and OSCOPT0 — Selection Bits for Oscillator Option

- (0, 0) Internal oscillator
- (0, 1) External oscillator
- (1, 0) External RC oscillator
- (1, 1) External XTAL oscillator

# **RSTEN** — RST Pin Function Selection

- 1 = Reset function active in pin
- 0 = Reset function inactive in pin

#### NOTE

The RSTEN bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.




Figure 5-2. Configuration Register 1 (CONFIG1)

#### COPRS (Out of STOP Mode) — COP Reset Period Selection Bit

- 1 = COP reset short cycle = 8176 × BUSCLKX4
- 0 = COP reset long cycle = 262,128 × BUSCLKX4

#### COPRS (In STOP Mode) — Auto Wakeup Period Selection Bit

- 1 = Auto wakeup short cycle =  $512 \times INTRCOSC$
- 0 = Auto wakeup long cycle = 16,384 × INTRCOSC

## LVISTOP — LVI Enable in Stop Mode Bit

When the LVIPWRD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode. Reset clears LVISTOP.

- 1 = LVI enabled during stop mode
- 0 = LVI disabled during stop mode

#### LVIRSTD — LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module.

- 1 = LVI module resets disabled
- 0 = LVI module resets enabled



# **Central Processor Unit (CPU)**

# Table 7-1. Instruction Set Summary (Sheet 3 of 6)

| Source   | Operation                        | Description  |    |           |   | ffect<br>n CCR |          |            | Address<br>Mode                                     | Opcode   | Operand   | les                                  |
|--|----------------------------------|--|----|-----------|---|----------------|----------|------------|---|--|---|--------------------------------------|
| Form   | • poration                       | •  |    | V H I N Z |   | Z              | С        | Add<br>Mod | Орс   | Ope  | Cycles  |                                      |
| CLI  | Clear Interrupt Mask             | I ← 0  | _  | -         | 0 | -              | -        | -          | INH   | 9A   |   | 2                                    |
| CLR opr<br>CLRA<br>CLRX<br>CLRH<br>CLR opr,X<br>CLR ,X<br>CLR opr,SP                           | Clear                            | $\begin{array}{c} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ X \leftarrow \$00 \\ H \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ \end{array}$  |    |           | _ | 0              | 1        | _          | DIR<br>INH<br>INH<br>INH<br>IX1<br>IX<br>SP1        | 3F<br>4F<br>5F<br>8C<br>6F<br>7F<br>9E6F         | ff<br>ff  | 3<br>1<br>1<br>3<br>2<br>4           |
| CMP #opr<br>CMP opr<br>CMP opr,<br>CMP opr,X<br>CMP opr,X<br>CMP,X<br>CMP opr,SP<br>CMP opr,SP | Compare A with M                 | (A) – (M)  |    | 1         |   | ‡              | 1        | <b>‡</b>   | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A1<br>B1<br>C1<br>D1<br>E1<br>F1<br>9EE1<br>9ED1 | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff | 2 3 4 4 3 2 4 5                      |
| COM opr<br>COMA<br>COMX<br>COM opr,X<br>COM ,X<br>COM opr,SP                                   | Complement (One's Complement)    | $\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (M) \\ X \leftarrow (\overline{X}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$  |    | _         | _ | 1              | ‡        | 1          | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 33<br>43<br>53<br>63<br>73<br>9E63               | dd<br>ff<br>ff                                  | 4<br>1<br>1<br>4<br>3<br>5           |
| CPHX #opr<br>CPHX opr  | Compare H:X with M               | (H:X) – (M:M + 1)  | ţ  | -         | _ | 1              | 1        | 1          | IMM<br>DIR  | 65<br>75   | ii ii+1<br>dd                                   | 3<br>4                               |
| CPX #opr<br>CPX opr<br>CPX opr<br>CPX ,X<br>CPX opr,X<br>CPX opr,X<br>CPX opr,SP<br>CPX opr,SP | Compare X with M                 | (X) – (M)  |    | -         | _ | ‡              | 1        | ‡          | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A3<br>B3<br>C3<br>D3<br>E3<br>F3<br>9EE3<br>9ED3 |   | 23443245                             |
| DAA  | Decimal Adjust A                 | (A) <sub>10</sub>  | U  | -         | _ | ‡              | 1        | 1          | INH   | 72   |   | 2                                    |
| DBNZ opr,rel<br>DBNZA rel<br>DBNZX rel<br>DBNZ opr,X,rel<br>DBNZ X,rel<br>DBNZ opr,SP,rel      | Decrement and Branch if Not Zero | $\begin{array}{l} A \leftarrow (A) - 1 \text{ or } M \leftarrow (M) - 1 \text{ or } X \leftarrow (X) - 1 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 4 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 4 + rel? \text{ (result)} \neq 0 \end{array}$ | _  | _         | _ | -              | -        | _          | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3B<br>4B<br>5B<br>6B<br>7B<br>9E6B               | dd rr<br>rr<br>rr<br>ff rr<br>rr<br>ff rr       | 533546                               |
| DEC opr<br>DECA<br>DECX<br>DEC opr,X<br>DEC ,X<br>DEC opr,SP                                   | Decrement                        | $\begin{array}{l} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$  | Į. | _         | _ | 1              | 1        | -          | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3A<br>4A<br>5A<br>6A<br>7A<br>9E6A               | dd<br>ff<br>ff                                  | 4<br>1<br>1<br>4<br>3<br>5           |
| DIV  | Divide                           | A ← (H:A)/(X)<br>H ← Remainder   | _  | _         | _ | -              | 1        | 1          | INH   | 52   |   | 7                                    |
| EOR #opr<br>EOR opr<br>EOR opr,<br>EOR opr,X<br>EOR opr,X<br>EOR,X<br>EOR opr,SP<br>EOR opr,SP | Exclusive OR M with A            | $A \leftarrow (A \oplus M)$  | 0  | _         | _ | 1              | 1        | _          | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A8<br>B8<br>C8<br>D8<br>E8<br>F8<br>9EE8<br>9ED8 | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ee ff       | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| INC opr<br>INCA<br>INCX<br>INC opr,X<br>INC ,X<br>INC opr,SP                                   | Increment                        | $ \begin{array}{c} M \leftarrow (M) + 1 \\ A \leftarrow (A) + 1 \\ X \leftarrow (X) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \end{array} $  | 1  | _         | _ | ‡              | <b>†</b> | _          | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3C<br>4C<br>5C<br>6C<br>7C<br>9E6C               | dd<br>ff<br>ff                                  | 4<br>1<br>1<br>4<br>3<br>5           |



# Chapter 9 Keyboard Interrupt Module (KBI)

# 9.1 Introduction

The keyboard interrupt module (KBI) provides six independently maskable external interrupts, which are accessible via the PTA0–PTA5 pins.

#### 9.2 Features

Features of the keyboard interrupt module include:

- Six keyboard interrupt pins with separate keyboard interrupt enable bits and one keyboard interrupt mask
- Software configurable pullup device if input pin is configured as input port bit
- Programmable edge-only or edge and level interrupt sensitivity
- Exit from low-power modes

# 9.3 Functional Description

The keyboard interrupt module controls the enabling/disabling of interrupt functions on the six port A pins. These six pins can be enabled/disabled independently of each other. Refer to Figure 9-2.

# 9.3.1 Keyboard Operation

Writing to the KBIE0–KBIE5 bits in the keyboard interrupt enable register (KBIER) independently enables or disables each port A pin as a keyboard interrupt pin. Enabling a keyboard interrupt pin in port A also enables its internal pullup device irrespective of PTAPUEx bits in the port A input pullup enable register (see 12.2.3 Port A Input Pullup Enable Register). A logic 0 applied to an enabled keyboard interrupt pin latches a keyboard interrupt request.

A keyboard interrupt is latched when one or more keyboard interrupt inputs goes low after all were high. The MODEK bit in the keyboard status and control register controls the triggering mode of the keyboard interrupt.

- If the keyboard interrupt is edge-sensitive only, a falling edge on a keyboard interrupt input does
  not latch an interrupt request if another keyboard pin is already low. To prevent losing an interrupt
  request on one input because another input is still low, software can disable the latter input while
  it is low.
- If the keyboard interrupt is falling edge and low-level sensitive, an interrupt request is present as long as any keyboard interrupt input is low.



Input/Output Ports (PORTS)

# 12.2.1 Port A Data Register

The port A data register (PTA) contains a data latch for each of the six port A pins.




Figure 12-1. Port A Data Register (PTA)

#### PTA[5:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

#### AWUL — Auto Wakeup Latch Data Bit

This is a read-only bit which has the value of the auto wakeup interrupt request latch. The wakeup request signal is generated internally (see Chapter 4 Auto Wakeup Module (AWU)). There is no PTA6 port nor any of the associated bits such as PTA6 data register, pullup enable or direction.

#### KBI[5:0] — Port A Keyboard Interrupts

The keyboard interrupt enable bits, KBIE5–KBIE0, in the keyboard interrupt control enable register (KBIER) enable the port A pins as external interrupt pins (see Chapter 9 Keyboard Interrupt Module (KBI)).

#### 12.2.2 Data Direction Register A

Data direction register A (DDRA) determines whether each port A pin is an input or an output. Writing a 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a 0 disables the output buffer.




Figure 12-2. Data Direction Register A (DDRA)

#### DDRA[5:0] — Data Direction Register A Bits

These read/write bits control port A data direction. Reset clears DDRA[5:0], configuring all port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

#### NOTE

Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

MC68HC908QY/QT Family Data Sheet, Rev. 6



Figure 12-3 shows the port A I/O logic.




Figure 12-3. Port A I/O Circuit

#### NOTE

Figure 12-3 does not apply to PTA2

When DDRAx is a 1, reading address \$0000 reads the PTAx data latch. When DDRAx is a 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

# 12.2.3 Port A Input Pullup Enable Register

The port A input pullup enable register (PTAPUE) contains a software configurable pullup device for each if the six port A pins. Each bit is individually configurable and requires the corresponding data direction register, DDRAx, to be configured as input. Each pullup device is automatically and dynamically disabled when its corresponding DDRAx bit is configured as output.




Figure 12-4. Port A Input Pullup Enable Register (PTAPUE)

#### OSC2EN — Enable PTA4 on OSC2 Pin

This read/write bit configures the OSC2 pin function when internal oscillator or RC oscillator option is selected. This bit has no effect for the XTAL or external oscillator options.

- 1 = OSC2 pin outputs the internal or RC oscillator clock (BUSCLKX4)
- 0 = OSC2 pin configured for PTA4 I/O, having all the interrupt and pullup functions

MC68HC908QY/QT Family Data Sheet, Rev. 6



# 13.5.2 SIM Counter During Stop Mode Recovery

The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt, break, or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the configuration register 1 (CONFIG1). If the SSREC bit is a 1, then the stop recovery is reduced from the normal delay of 4096 BUSCLKX4 cycles down to 32 BUSCLKX4 cycles. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared in the configuration register 1 (CONFIG1).

#### 13.5.3 SIM Counter and Reset States

External reset has no effect on the SIM counter (see 13.7.2 Stop Mode for details.) The SIM counter is free-running after all reset states. See 13.4.2 Active Resets from Internal Sources for counter control and internal reset recovery sequences.

# 13.6 Exception Control

Normal sequential program execution can be changed in three different ways:

- 1. Interrupts
  - a. Maskable hardware CPU interrupts
  - b. Non-maskable software interrupt instruction (SWI)
- Reset
- 3. Break interrupts

# 13.6.1 Interrupts

An interrupt temporarily changes the sequence of program execution to respond to a particular event. Figure 13-7 flow charts the handling of system interrupts.

Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared).

At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 13-8 shows interrupt entry timing. Figure 13-9 shows interrupt recovery timing.



#### 13.6.2.1 Interrupt Status Register 1

Address: \$FE04 Bit 7 5 2 Bit 0 Read: 0 IF5 IF4 IF3 0 IF1 0 0 R R R R R R Write: R R 0 0 0 0 0 Reset: 0 0 0 R = Reserved

Figure 13-11. Interrupt Status Register 1 (INT1)

#### IF1 and IF3-IF5 — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown in Table 13-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

# Bit 0, 1, 3, and 7 — Always read 0

#### 13.6.2.2 Interrupt Status Register 2




Figure 13-12. Interrupt Status Register 2 (INT2)

# IF14 — Interrupt Flags

This flag indicates the presence of interrupt requests from the sources shown in Table 13-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

#### Bit 0-6 — Always read 0

#### 13.6.2.3 Interrupt Status Register 3




Figure 13-13. Interrupt Status Register 3 (INT3)

#### IF15 — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown in Table 13-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

#### Bit 1–7 — Always read 0

MC68HC908QY/QT Family Data Sheet, Rev. 6



control the output are the ones written to last. TSC0 controls and monitors the buffered output compare function, and TIM channel 1 status and control register (TSC1) is unused. While the MS0B bit is set, the channel 1 pin, TCH1, is available as a general-purpose I/O pin.

#### NOTE

In buffered output compare operation, do not write new output compare values to the currently active channel registers. User software should track the currently active channel to prevent writing a new value to the active channel. Writing to the active channel registers is the same as generating unbuffered output compares.

# 14.4.4 Pulse Width Modulation (PWM)

By using the toggle-on-overflow feature with an output compare channel, the TIM can generate a PWM signal. The value in the TIM counter modulo registers determines the period of the PWM signal. The channel pin toggles when the counter reaches the value in the TIM counter modulo registers. The time between overflows is the period of the PWM signal

As Figure 14-3 shows, the output compare value in the TIM channel registers determines the pulse width of the PWM signal. The time between overflow and output compare is the pulse width. Program the TIM to clear the channel pin on output compare if the state of the PWM pulse is logic 1 (ELSxA = 0). Program the TIM to set the pin if the state of the PWM pulse is logic 0 (ELSxA = 1).

The value in the TIM counter modulo registers and the selected prescaler output determines the frequency of the PWM output The frequency of an 8-bit PWM signal is variable in 256 increments. Writing \$00FF (255) to the TIM counter modulo registers produces a PWM period of 256 times the internal bus clock period if the prescaler select value is 000. See 14.9.1 TIM Status and Control Register.

The value in the TIM channel registers determines the pulse width of the PWM output. The pulse width of an 8-bit PWM signal is variable in 256 increments. Writing \$0080 (128) to the TIM channel registers produces a duty cycle of 128/256 or 50%.




Figure 14-3. PWM Period and Pulse Width



#### **Development Support**

# 15.3.2 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6\_\$FFFD. Locations \$FFF6\_\$FFFD contain user-defined data.

#### NOTE

Do not leave locations \$FFF6—\$FFFD blank. For security reasons, program locations \$FFF6—\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6—\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. See Figure 15-18.

Upon power-on reset, if the received bytes of the security code do not match the data at locations \$FFF6-\$FFFD, the host fails to bypass the security feature. The MCU remains in monitor mode, but reading a FLASH location returns an invalid value and trying to execute code from FLASH causes an illegal address reset. After receiving the eight security bytes from the host, the MCU transmits a break character, signifying that it is ready to receive a command.

#### **NOTE**

The MCU does not transmit a break character until after the host sends the eight security bytes.

To determine whether the security code entered is correct, check to see if bit 6 of RAM address \$80 is set. If it is, then the correct security code has been entered and FLASH can be accessed.

If the security sequence fails, the device should be reset by a power-on reset and brought up in monitor mode to attempt another entry. After failing the security sequence, the FLASH module can also be mass erased by executing an erase routine that was downloaded into internal RAM. The mass erase operation clears the security code locations so that all eight security bytes become \$FF (blank).




Figure 15-18. Monitor Mode Entry Timing

MC68HC908QY/QT Family Data Sheet, Rev. 6



# **Electrical Specifications**

# 16.6 Typical 5-V Output Drive Characteristics




Figure 16-1. Typical 5-Volt Output High Voltage versus Output High Current (25•C)




Figure 16-2. Typical 5-Volt Output Low Voltage versus Output Low Current (25•C)



# 16.11 3-V Control Timing

| Characteristic <sup>(1)</sup>                  | Symbol                              | Min                 | Max | Unit             |
|--|-------------------------------------|---------------------|-----|------------------|
| Internal operating frequency                   | f <sub>OP</sub> (f <sub>Bus</sub> ) | _                   | 4   | MHz              |
| Internal clock period (1/f <sub>OP</sub> )     | t <sub>cyc</sub>                    | 250                 | _   | ns               |
| RST input pulse width low                      | t <sub>RL</sub>                     | 200                 | _   | ns               |
| IRQ interrupt pulse width low (edge-triggered) | t <sub>ILIH</sub>                   | 200                 | _   | ns               |
| IRQ interrupt pulse period                     | t <sub>ILIL</sub>                   | Note <sup>(2)</sup> | _   | t <sub>cyc</sub> |

<sup>1.</sup>  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.

<sup>2.</sup> The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{cyc}$ .




Figure 16-7. RST and IRQ Timing





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS
ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.


# MECHANICAL OUTLINES DICTIONARY


DO NOT SCALE THIS DRAWING

DOCUMENT NO: 98ARL10557D

PAGE: 1452

REV: A





TITLE: THERMALLY ENHANCED DUAL FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, 0.8 PITCH (4 X 4 X 1)

CASE NUMBER: 1452-01

STANDARD: NON-JEDEC

PACKAGE CODE: 6165 | SHEET: 1 OF 5



# MECHANICAL OUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT NO: 98ASB42567B 751G

PAGE:

REV: Ε

NOTES:

DIMENSIONS ARE IN MILLIMETERS.

DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.

THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.

THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.

/6\ THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

TITLE:

16LD SOIC W/B, 1.27 PITCH, CASE OUTLINE

CASE NUMBER: 751G-05

STANDARD: JEDEC MS-013AA

PACKAGE CODE: 2003 SHEET: 2 OF 3






● FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DICUMENT CONTROL PEPDISTORY, PRINTED
VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED


| MECHANICAL | DUTLINES |
|------------|----------|
| DICTION    | VARY     |


DO NOT SCALE THIS DRAWING

| DOCUMENT | N□: | 98ASH70247A |
|----------|-----|-------------|
| PAGE:    |     | 948F        |

REV: B







| _ | _ | _ |   | _   |
|---|---|---|---|-----|
| Т | T | Т |   | F : |
|   | - |   | _ | _   |

16 LD TSSOP, PITCH 0.65MM

CASE NUMBER: 948F-01

STANDARD: JEDEC

PACKAGE CODE: 6117 SHEET: 2 OF 4



#### How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005–2010. All rights reserved.

